AT91SAM9G45(2009) Просмотр технического описания (PDF) - Atmel Corporation
Номер в каталоге
Компоненты Описание
производитель
AT91SAM9G45 Datasheet PDF : 1159 Pages
| |||
AT91SAM9G45
7.2 System Controller Block Diagram
Figure 7-1. AT91SAM9G45 System Controller Block Diagram
NRST
VDDBU
SHDN
WKUP
XIN32
XOUT32
XIN
XOUT
PA0-PA31
PB0-PB31
PC0-PC31
PD0-PD31
PE0-PE31
irq0-irq2
fiq
periph_irq[2..24]
pit_irq
rtt_irq
wdt_irq
dbgu_irq
pmc_irq
rstc_irq
MCK
periph_nreset
dbgu_rxd
MCK
debug
periph_nreset
SLCK
debug
idle
proc_nreset
System Controller
Advanced
Interrupt
Controller
VDDCORE Powered
int
por_ntrst
Debug
Unit
Periodic
Interval
Timer
dbgu_irq
dbgu_txd
pit_irq
Watchdog
Timer
wdt_irq
wdt_fault
WDRPROC
VDDCORE
POR
por_ntrst
jtag_nreset
Reset
Controller
rstc_irq
periph_nreset
proc_nreset
backup_nreset
nirq
nfiq
ntrst ARM926EJ-S
proc_nreset
PCK
debug
jtag_nreset
Boundary Scan
TAP Controller
MCK
periph_nreset
Bus Matrix
VDDBU
POR SLCK
SLCK
backup_nreset
SLCK
backup_nreset
SLCK
Real-Time
Clock
Real-Time
Timer
VDDBU Powered
rtc_irq
rtc_alarm
rtt_irq
rtt_alarm
UPLLCK
UHP48M
UHP12M
periph_nreset
periph_irq[25]
USB High Speed
Host Port
RC
OSC
SLOW
CLOCK
OSC
backup_nreset
rtt0_alarm
SCKCR
Shut-Down
Controller
12MHz
MAIN OSC
UPLL
SLCK
int
MAINCK
UPLLCK
Power
Management
Controller
PLLA
periph_nreset
PLLACK
periph_nreset
periph_clk[2..6]
dbgu_rxd
PIO
Controllers
4 General-purpose
Backup Registers
periph_clk[2..30]
pck[0-1]
UHP48M
UHP12M
PCK
MCK
DDR sysclk
pmc_irq
idle
periph_irq[2..6]
irq
fiq
dbgu_txd
UPLLCK
periph_nreset
periph_irq[24]
USB High Speed
Device Port
periph_clk[6..30]
periph_nreset
periph_irq[6..30]
in
out
enable
Embedded
Peripherals
21
6438D–ATARM–13-Oct-09
Share Link: 