Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits
English
한국어
日本語
русский
简体中文
español
Номер в каталоге
Компоненты Описание
LP62S4096EU-55LLT Просмотр технического описания (PDF) - AMIC Technology
Номер в каталоге
Компоненты Описание
производитель
LP62S4096EU-55LLT
512K X 8 BIT LOW VOLTAGE CMOS SRAM
AMIC Technology
LP62S4096EU-55LLT Datasheet PDF : 12 Pages
1
2
3
4
5
6
7
8
9
10
Next
Last
Timing Waveforms
Read Cycle 1
(1)
Address
OE
CE1
t
RC
t
AA
t
OE
t
OLZ5
LP62S4096E-T Series
t
OH
CE2
D
OUT
Read Cycle 2
(1, 2, 4)
Address
D
OUT
Read Cycle 3
(1, 3, 4)
CS1
t
ACE1 ,
t
ACE2
t
CLZ1 ,
t
CLZ2
t
RC
t
AA
t
OH
t
OHZ5
t
CHZ1 ,
t
CHZ2
t
OH
CS2
D
OUT
t
ACS1 ,
t
ACS2
t
CLZ1 ,
t
CLZ2
t
CHZ1 ,
t
CHZ2
Notes: 1. WE is high for Read Cycle.
2. Device is continuously enabled, CE1 = V
IL
or CE2= V
IH.
3. Address valid prior to or coincident with CE1 transition low or CE2 transition high.
4. OE = V
IL
.
5. Transition is measured
±
500mV from steady state. This parameter is sampled and not 100% tested.
(May, 2010, Version 3.3)
5
AMIC Technology, Corp.
Share Link:
datasheetq.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]