DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

L6610D Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге
Компоненты Описание
производитель
L6610D Datasheet PDF : 29 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
L6610
3 NORMAL OPERATION TIMING DIAGRAM (FIG. 20)
The time intervals t1-t5 are listed below
t1: UV/OC blanking of MFAULT. While Main outputs are ramping up, the UV comparators are blanked
for this interval to prevent a false turn-off. No such blanking is applied to OV faults.
t2: PW-OK delay. This period starts when all monitored outputs and AC sense are above their respec-
tive UV levels and finishes at PW-OK going high.
t3: PS-ON debounce period. The voltage on PS-ON must be continuously present in a high or low state
for a minimum period for that state to be recognized.
t4: Tdelay. The time from PS-ON being recognized as going high to MFAULT going high. This is to
provide a power down warning. When PS-ON requests power off, PW-OK goes low immediately.
t5: UV blanking of DFAULT. During initial power up a period of UV blanking is applied to DFAULT as
soon as Vdd to the chip is in the correct range. No such blanking is applied to OV faults.
Figure 20. Normal Operation Timing Diagram (ON/OFF with PS-ON or the AC power switch).
On
AC
Off
Vdd
Vdd(on)
Vdd(on)
Vdd-ok
t5
UVBdfault
ACsns
Off
PS-ON On
Mfault
Main
OPs
POK
UVBmfault
ACsns_high
t3
t2
t4
t1
ACsns_low
t3
t2
t1
20/29

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]