DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KSZ9031RNX Просмотр технического описания (PDF) - Microchip Technology

Номер в каталоге
Компоненты Описание
производитель
KSZ9031RNX
Microchip
Microchip Technology Microchip
KSZ9031RNX Datasheet PDF : 78 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
KSZ9031RNX
3.17.1 MAGIC-PACKET DETECTION
The magic packet’s frame format starts with 6 bytes of 0xFFh and is followed by 16 repetitions of the MAC address of
its associated MAC device (local MAC device).
When the magic packet is detected from its link partner, the KSZ9031RNX asserts its PME output pin low.
The following MMD Address 2h registers are provided for magic-packet detection:
• Magic-packet detection is enabled by writing a ‘1’ to MMD Address 2h, Register 10h, Bit [6]
• The MAC address (for the local MAC device) is written to and stored in MMD Address 2h, Registers 11h – 13h
The KSZ9031RNX does not generate the magic packet. The magic packet must be provided by the external system.
3.17.2 CUSTOMIZED-PACKET DETECTION
The customized packet has associated register/bit masks to select which byte, or bytes, of the first 64 bytes of the packet
to use in the CRC calculation. After the KSZ9031RNX receives the packet from its link partner, the selected bytes for
the received packet are used to calculate the CRC. The calculated CRC is compared to the expected CRC value that
was previously written to and stored in the KSZ9031RNX PHY registers. If there is a match, the KSZ9031RNX asserts
its PME output pin low.
Four customized packets are provided to support four types of wake-up scenarios. A dedicated set of registers is used
to configure and enable each customized packet.
The following MMD registers are provided for customized-packet detection:
• Each of the four customized packets is enabled via MMD Address 2h, Register 10h,
- Bit [2]
// For customized packets, type 0
- Bit [3]
// For customized packets, type 1
- Bit [4]
// For customized packets, type 2
- Bit [5]
// For customized packets, type 3
• 32-bit expected CRCs are written to and stored in:
- MMD Address 2h, Registers 14h – 15h
// For customized packets, type 0
- MMD Address 2h, Registers 16h – 17h
// For customized packets, type 1
- MMD Address 2h, Registers 18h – 19h
// For customized packets, type 2
- MMD Address 2h, Registers 1Ah – 1Bh
// For customized packets, type 3
• Masks to indicate which of the first 64-bytes to use in the CRC calculation are set in:
- MMD Address 2h, Registers 1Ch – 1Fh
// For customized packets, type 0
- MMD Address 2h, Registers 20h – 23h
// For customized packets, type 1
- MMD Address 2h, Registers 24h – 27h
// For customized packets, type 2
- MMD Address 2h, Registers 28h – 2Bh
// For customized packets, type 3
DS00002117C-page 28
2016 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]