M35080FP Просмотр технического описания (PDF) - MITSUBISHI ELECTRIC

Номер в каталоге

Компоненты Описание

производитель

M35080FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MITSUBISHI ELECTRIC  

MITSUBISHI MICROCOMPUTERS

M35080FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 000016 to 000716 are assigned to the display RAM, ad-

dress 100016 to 3AFF16 are assigned to bitmap RAM. The internal

circuit is reset and all display control registers (address 000016 to

000716) are set to "0" when the AC pin level is "L". And then, bit

map RAM is not erased and be undefinited. This memory has 2-

page composition (an address is Page A and page B community)

of the memory for page A, and the memory for page B. Registers

PAGEONA and PAGEONB perform page control at the time of

writing in data. For detail, refer to "DATA INPUT EXAMPLE".

Memory constitution is shown in Figure 1 to 10.

Address DAF DAE DAD DAC DAB DAA DA9 DA8 DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0

000016

–

–

–

–

–

–

–

–

–

–

–

–

–

–

PAGEONB PAGEONA

000116

–

–

–

–

– YM2 YM1 YM0 BLANK1 BLANK0 ALLON DSPON – WIDTH2 WIDTH1 WIDTH0

000216

– VSIZE1 VSIZE0 –

–

– VP9 VP8 VP7 VP6 VP5 VP4 VP3 VP2 VP1 VP0

000316

–

–

–

–

–

– HP9 HP8 HP7 HP6 HP5 HP4 HP3 HP2 HP1 HP0

000416

– ANADIG2 ANADIG1 ANADIG0 SYNCCK TEST

–

–

–

–

– POLV POLH MODE2 MODE1 MODE0

000516

–

–

–

–

–

–

–

–

–

–

–

–

–

–

–

–

000616

– DACON –

–

–

–

–

–

–

–

–

–

–

–

–

–

000716

–

–

–

–

–

–

–

– SBLANK3 SBLANK2 SBLANK1 SBLANK0 PTD3 PTD2 PTD1 PTD0

Fig.1 Memory constitution (Display Control register)

Note : Address 000016 and 000416 to 000716 are Page A and B common registers. The writing of data is made regardless of registers PAGEONA and

PAGEONB. As for addresses 000116 to 000316, register of Page A and Page B exists for every page (common to an address.)

When write data in the memory for page A, and write data in the memory for page B, set it as register PAGEONA = “1” at register PAGEONB = “1.”

When both of PAGEONA and PAGEONB are set to “1”, data can be simultaneously written in both the memory for page A, and the memory for page B.

Address 0XXX16 other than addresses 000016 to 000716 are write-protected.

4

Share Link: