FT245R Просмотр технического описания (PDF) - Future Technology
Номер в каталоге
Компоненты Описание
производитель
FT245R Datasheet PDF : 37 Pages
| |||
Pin No. Name
Type
Description
Document No.: FT_000052
FT245R USB FIFO IC Datasheet Version 2.12
Clearance No.: FTDI# 39
+1.8V to +5.25V supply for the FIFO Interface group pins (2, 3, 6,7,8,9,10 11, 21,
22, 30,31,32). In USB bus powered designs connect this pin to 3V3OUT to drive out
at +3.3V levels, or connect to VCC to drive out at +5V CMOS level. This pin can also
1
VCCIO PWR
be supplied with an external +1.8V to +2.8V supply in order to drive out at lower
levels. It should be noted that in this case this supply should originate from the
same source as the supply to VCC. This means that in bus powered designs a
regulator which is supplied by the +5V on the USB bus should be used.
4, 17,
20
GND
PWR
Device ground supply pins.
+3.3V output from integrated LDO regulator. This pin should be decoupled to
ground using a 100nF capacitor. The purpose of this output is to provide the
16
3V3OUT Output internal +3.3V supply to the USB transceiver cell and the internal 1.5kΩ pull up
resistor on USBDP. Up to 50mA can be drawn from this pin to power external logic if
required. This pin can also be used to supply the VCCIO pin.
19
VCC
PWR
+3.3V to +5.25V supply to the device core. (see Note 1).
24
AGND
PWR
Device analogue ground supply for internal clock multiplier.
Table 3.6 Power and Ground Group
Pin No. Name
Type
Description
5, 12,
13, 23, NC
25, 29
NC
No internal connection. Do not connect.
18
RESET# Input Active low reset. Can be used by an external device to reset the FT245R. If
not required can be left unconnected, or pulled up to VCC.
26
TEST
Input Puts the device into IC test mode. Must be tied to GND for normal
operation, otherwise the device will appear to fail.
27
OSCI
Input
Input 12MHz Oscillator Cell. Optional – Can be left unconnected for normal
operation. (see Note 2).
28
OSCO
Output Output from 12MHZ Oscillator Cell. Optional – Can be left unconnected for
normal operation if internal Oscillator is used. (see Note 2).
Table 3.7 Miscellaneous Signal Group
Pin
Name
Type
Description
No.
30
D0
31
D4
32
D2
2
D1
3
D7
I/O
FIFO Data Bus Bit 0
I/O
FIFO Data Bus Bit 4
I/O
FIFO Data Bus Bit 2
I/O
FIFO Data Bus Bit 1
I/O
FIFO Data Bus Bit 7
Copyright © 2010 Future Technology Devices International Limited
11
Share Link: 