M34551E8-XXXFP_98 Просмотр технического описания (PDF) - MITSUBISHI ELECTRIC

Номер в каталоге

Компоненты Описание

производитель

M34551E8-XXXFP_98

4-BIT SINGLE-CHIP MICROCOMPUTER

MITSUBISHI ELECTRIC  

HARDWARE

FUNCTIONAL BLOCK OPERATIONS

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is

as follows (Figure 14).

• Program counter (PC)

An interrupt address is set in program counter. The

address to be executed when returning to the main routine

is automatically stored in the stack register (SK).

• Interrupt enable flag (INTE)

INTE flag is cleared to “0” so that interrupts are disabled.

• Interrupt request flag

Only the request flag for the current interrupt source is

cleared to “0.”

• Data pointer, carry flag, skip flag, registers A and B

The contents of these registers and flags are stored

automatically in the interrupt stack register (SDP).

•Program counter (PC)

........................................................ Each interrupt address

•Stack register (SK)

.......... The address of main routine to be executed when returning

•Interrupt enable flag (INTE)

........................................................... 0 (Interrupt disabled)

•Interrupt request flag (only the flag for the current interrupt source)

........................................................................................... 0

•Data pointer, carry flag, registers A and B, skip flag

...... Stored in the interrupt stack register (SDP) automatically

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address

is executed after a branch to a sequence for storing data into

stack register is performed. Write the branch instruction to

an interrupt service routine at an interrupt address.

Use the RTI instruction to return to main routine.

Interrupt enabled by executing the EI instruction is performed

after executing 1 instruction (just after the next instruction is

executed). Accordingly, when the EI instruction is executed

just before the RTI instruction, interrupts are enabled after

returning to the main routine. (Refer to Figure 13)

Fig. 14 Internal state when interrupt occurs

INT pin

(L → H or

H → L input)

EXF0

V10

Timer 1

underflow

T1F

V12

Address 0 in

page 1

Address 4 in

page 1

Main

routine

Interrupt

occurs

Interrupt

service routine

Timer 2

underflow

Activated

condition

T2F

Request

flag

(state retained)

V13

Enable

bit

INTE

Enable

flag

Address 6 in

page 1

Fig. 15 Interrupt system diagram

EI

Interrupt

RTI

is enabled

: Interrupt enabled state

: Interrupt disabled state

Fig. 13 Program example of interrupt processing

1-16

4551 Group User’s Manual

Share Link: