K4B4G1646Q Просмотр технического описания (PDF) - Samsung

Номер в каталоге

Компоненты Описание

производитель

K4B4G1646Q

4Gb Q-die DDR3L SDRAM Olny x16 96FBGA with Lead-Free & Halogen-Free (RoHS compliant) 1.35V

Samsung 

K4B4G1646Q

datasheet

Preliminary Rev. 0.5

DDR3L SDRAM

8.5 Slew rate definition for Differential Input Signals

See 14.3 “Address/Command Setup, Hold and Derating :” on page 50 for single-ended slew rate definitions for address and command signals.

See 14.4 “Data Setup, Hold and Slew Rate Derating :” on page 56 for single-ended slew rate definitions for data signals.

8.6 Slew rate definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK and DQS, DQS) are defined and measured as shown in Table 17 and Figure 4.

[ Table 17 ] Differential input slew rate definition

Description

Differential input slew rate for rising edge (CK-CK and DQS-DQS)

Differential input slew rate for falling edge (CK-CK and DQS-DQS)

Measured

From

To

VILdiffmax

VIHdiffmin

VIHdiffmin

VILdiffmax

NOTE :

The differential signal (i.e. CK - CK and DQS - DQS) must be linear between these thresholds.

Defined by

[VIHdiffmin - VILdiffmax] / Delta TRdiff

[VIHdiffmin - VILdiffmax] / Delta TFdiff

VIHdiffmin

0

VILdiffmax

delta TFdiff

delta TRdiff

Figure 4. Differential Input Slew Rate definition for DQS, DQS, and CK, CK

9. AC & DC Output Measurement Levels

9.1 Single-ended AC & DC Output Levels

[ Table 18 ] Single-ended AC & DC output levels

Symbol

Parameter

DDR3-800/1066/1333/1600

Units NOTE

VOH(DC)

DC output high measurement level (for IV curve linearity)

0.8 x VDDQ

V

VOM(DC)

VOL(DC)

VOH(AC)

VOL(AC)

DC output mid measurement level (for IV curve linearity)

DC output low measurement level (for IV curve linearity)

AC output high measurement level (for output SR)

AC output low measurement level (for output SR)

0.5 x VDDQ

0.2 x VDDQ

VTT + 0.1 x VDDQ

VTT - 0.1 x VDDQ

V

V

V

1

V

1

NOTE : 1. The swing of +/-0.1 x VDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 and an effective test

load of 25 to VTT=VDDQ/2.

9.2 Differential AC & DC Output Levels

[ Table 19 ] Differential AC & DC output levels

Symbol

Parameter

DDR3-800/1066/1333/1600

Units NOTE

VOHdiff(AC) AC differential output high measurement level (for output SR)

+0.2 x VDDQ

V

1

VOLdiff(AC) AC differential output low measurement level (for output SR)

-0.2 x VDDQ

V

1

NOTE : 1. The swing of +/-0.2xVDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 and an effective test

load of 25 to VTT=VDDQ/2 at each of the differential outputs.

- 18 -

Share Link: