MAC7101CAF50 Просмотр технического описания (PDF) - Freescale Semiconductor

Номер в каталоге

Компоненты Описание

производитель

MAC7101CAF50

Microcontroller Family Hardware Specifications

Freescale Semiconductor 

Electrical Characteristics

3.8 Clock and Reset Generator

This section describes the electrical characteristics for the oscillator, phase-locked loop, clock monitor and

reset generator.

3.8.1 Oscillator Characteristics

The MAC7100 Family features an internal low power loop controlled Pierce oscillator and a full swing

Pierce oscillator/external clock mode. The selection of loop controlled Pierce oscillator or full swing

Pierce oscillator/external clock depends on the level of the XCLKS signal at the rising edge of the RESET

signal. Before asserting the oscillator to the internal system clock distribution subsystem, the quality of the

oscillation is checked for each start from either power on, STOP or oscillator fail. tCQOUT specifies the

maximum time before switching to the internal self clock mode after POR or STOP if a proper oscillation

is not detected. The quality check also determines the minimum oscillator start-up time tUPOSC. The device

also features a clock monitor. A Clock Monitor Failure is asserted if the frequency of the incoming clock

signal is below the Clock Monitor Assert Frequency fCMFA.

Table 19. Oscillator Characteristics

Num C

Rating

Symbol

Min

Typ

Max

Unit

J1a C Crystal oscillator range (loop controlled Pierce)

fOSC 1

4.0

—

16

MHz

J1b C Crystal oscillator range (full swing Pierce) 2 3

fOSC 1

0.5

—

40

MHz

J2 P Startup Current

IOSC

100

—

—

μA

J3 C Oscillator start-up time (loop controlled Pierce) tUPOSC

—

34

50 5

ms

J4 D Clock Quality check time-out

tCQOUT

0.45

—

2.5

s

J5 P Clock Monitor Failure Assert Frequency

J6 P External square wave input frequency 3

fCMFA

50

100

200

KHz

fEXT

0.5

—

50

MHz

J7 D External square wave pulse width low

tEXTL

9.5

—

—

ns

J8 D External square wave pulse width high

tEXTH

9.5

—

—

ns

J9 D External square wave rise time

tEXTR

—

—

1

ns

J10 D External square wave fall time

tEXTF

—

—

1

ns

J11 D Input Capacitance (EXTAL, XTAL pins)

CIN

—

7

—

pF

NOTES:

1. If CLKSEL[PLLSEL] is clear then the system clock (fSYS) is equal to fOSC, otherwise it is equal to fVCO (table

Table 20, K3). Throughout this document, tSYS is used to specify a unit of time equal to 1 ÷ fSYS.

2. Depending on the crystal; a damping series resistor might be necessary

3. XCLKS asserted (low) during reset

4. fOSC = 4 MHz, C = 22 pF (refer to the MAC7100 Microcontroller Family Reference Manual (MAC7100RM) for circuit

board layout recommendations, including oscillator capacitor placement and values).

5. Maximum value is for extreme cases using high Q, low frequency crystals

MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.2

Freescale Semiconductor

Preliminary

15

Share Link: