BD82B65 Просмотр технического описания (PDF) - Intel
Номер в каталоге
Компоненты Описание
производитель
BD82B65 Datasheet PDF : 934 Pages
| |||
Intel® Management Engine Subsystem Registers (D22:F[3:0])
23.4.2.10 KTLSR—KT Line Status Register (KT—D22:F3)
Address Offset: 05h
Default Value: 00h
Attribute:
Size:
WO
8 bits
This register provides status information of the data transfer to the Host. Error
indication, etc. are provided by the HW/FW to the host using this register.
Bit
Description
7
RX FIFO Error (RXFER)— RO. This bit is cleared in non FIFO mode. This bit is
connected to BI bit in FIFO mode.
6
Transmit Shift Register Empty (TEMT)— RO. This bit is connected by HW to bit 5
(THRE) of this register.
Transmit Holding Register Empty (THRE)— RO. This bit is always set when the
mode (FIFO/Non-FIFO) is changed by the Host. This bit is active only when the THR
operation is enabled by the FW. This bit has acts differently in the different modes:
5
Non FIFO: This bit is cleared by hardware when the Host writes to the THR registers
and set by hardware when the FW reads the THR register.
FIFO mode: This bit is set by hardware when the THR FIFO is empty, and cleared by
hardware when the THR FIFO is not empty.
This bit is reset on Host system reset or D3->D0 transition.
4
Break Interrupt (BI)— RO. This bit is cleared by hardware when the LSR register is
being read by the Host.
3:2 Reserved
Overrun Error (OE): This bit is cleared by hardware when the LSR register is being
1
read by the Host. The FW typically sets this bit, but it is cleared by hardware when
the host reads the LSR.
Data Ready (DR)— RO.
Non-FIFO Mode: This bit is set when the FW writes to the RBR register and cleared
0
by hardware when the RBR register is being Read by the Host.
FIFO Mode: This bit is set by hardware when the RBR FIFO is not empty and cleared
by hardware when the RBR FIFO is empty.
This bit is reset on Host System Reset or D3->D0 transition.
Datasheet
933
Share Link: 