ADN4696EBRZ Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
ADN4696EBRZ Datasheet PDF : 20 Pages
| |||
ADN4691E/ADN4693E/ADN4696E/ADN4697E
Data Sheet
APPLICATIONS INFORMATION
M-LVDS extends the low power, high speed, differential signaling
of low voltage differential signaling (LVDS) to multipoint systems
where multiple nodes are connected over short distances in a
bus topology network.
With M-LVDS, a transmitting node drives a differential signal
across a transmission medium such as a twisted pair cable. The
transmitted differential signal allows other receiving nodes that
are connected along the bus to detect a differential voltage that
can then be converted back into a single-ended logic signal by
the receiver.
RT
The communication line is typically terminated at both ends
by resistors (RT), the value of which is chosen to match the
characteristic impedance of the medium (typically 100 Ω).
For half-duplex multipoint applications such as the one shown
in Figure 37, only one driver can be enabled at any time. Full-
duplex nodes allow a master-slave topology as shown in Figure 38.
In this configuration, a master node can concurrently send and
receive data to/from slave nodes. At any time, only one slave
node can have a driver enabled to concurrently transmit data
back to the master node.
RT
AB
ADN4696E
R
D
AB
ADN4696E
R
D
AB
ADN4696E
R
D
AB
ADN4696E
R
D
RO RE DE DI
RO RE DE DI
RO RE DE DI
RO RE DE DI
NOTES
1. MAXIMUM NUMBER OF NODES: 32.
2. RT IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.
Figure 37. ADN4696E Typical Half-Duplex M-LVDS Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)
RT
RT
RT
RT
A B Z Y MASTER
ADN4697E
R
D
ABZ Y
SLAVE
ADN4697E
R
D
ABZ Y
SLAVE
ADN4697E
R
D
ABZ Y
SLAVE
ADN4697E
R
D
RO RE DE DI
RO RE DE DI
RO RE DE DI
RO RE DE DI
NOTES
1. MAXIMUM NUMBER OF NODES: 32.
2. RT IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.
Figure 38. ADN4697E Typical Full-Duplex M-LVDS Master-Slave Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)
Rev. B | Page 16 of 20
Share Link: 