DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD5694BRUZ Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
AD5694BRUZ Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
AD5696/AD5694
SPECIFICATIONS
VDD = 2.7 V to 5.5 V; VREF = 2.5 V; 1.8 V ≤ VLOGIC ≤ 5.5 V; RL = 2 kΩ; CL = 200 pF; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Min
STATIC PERFORMANCE2
AD5696
Resolution
16
Relative Accuracy
Differential Nonlinearity
AD5694
Resolution
12
Relative Accuracy
Differential Nonlinearity
Zero-Code Error
Offset Error
Full-Scale Error
Gain Error
Total Unadjusted Error
Offset Error Drift3
Gain Temperature
Coefficient3
DC Power Supply Rejection
Ratio3
DC Crosstalk3
OUTPUT CHARACTERISTICS3
Output Voltage Range
0
0
Capacitive Load Stability
Resistive Load4
1
Load Regulation
Short-Circuit Current5
Load Impedance at Rails6
Power-Up Time
REFERENCE INPUT
Reference Current
Reference Input Range
1
1
Reference Input Impedance
A Grade
Typ
Max
Min
16
±2
±8
±2
±8
±1
12
±0.12 ±2
±1
0.4
+0.1
+0.01
±0.02
±0.01
±1
±1
4
±4
±0.2
±0.2
±0.25
±0.25
0.15
±2
±3
±2
VREF
0
2 × VREF
0
2
10
1
80
80
40
25
2.5
90
180
VDD
1
VDD/2
1
16
32
B Grade
Typ
Max
Unit
Test Conditions/Comments1
±1
±2
±1
±3
±1
±0.12 ±1
±1
0.4
1.5
+0.1 ±1.5
+0.01 ±0.1
±0.02 ±0.1
±0.01 ±0.1
±0.2
±1
±1
0.15
±2
±3
±2
VREF
2 × VREF
2
10
80
80
40
25
2.5
90
180
VDD
VDD/2
16
32
Bits
LSB
Gain = 2
LSB
Gain = 1
LSB
Guaranteed monotonic by
design
Bits
LSB
LSB
mV
mV
% of FSR
% of FSR
% of FSR
% of FSR
µV/°C
ppm
Guaranteed monotonic by
design
All 0s loaded to DAC register
All 1s loaded to DAC register
Gain = 2
Gain = 1
Of FSR/°C
mV/V
µV
µV/mA
µV
DAC code = midscale; VDD =
5 V ± 10%
Due to single channel, full-
scale output change
Due to load current change
Due to power-down (per
channel)
V
V
nF
nF
kΩ
µV/mA
µV/mA
mA
Ω
µs
Gain = 1
Gain = 2 (see Figure 20)
RL = ∞
RL = 1 kΩ
DAC code = midscale
5 V ± 10%; −30 mA ≤ IOUT
+30 mA
3 V ± 10%; −20 mA ≤ IOUT
+20 mA
See Figure 20
Coming out of power-down
mode; VDD = 5 V
µA
VREF = VDD = 5.5 V, gain = 1
µA
VREF = VDD = 5.5 V, gain = 2
V
Gain = 1
V
Gain = 2
kΩ
Gain = 2
kΩ
Gain = 1
Rev. A | Page 3 of 24

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]