78Q2132 Просмотр технического описания (PDF) - TDK Corporation
Номер в каталоге
Компоненты Описание
производитель
78Q2132 Datasheet PDF : 36 Pages
| |||
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
MR0 - CONTROL REGISTER (continued)
BIT
0.8
0.7
0.6:0
SYMBOL
DUPLEX
COLT
RSVD
TYPE
R, W, (0)
R, W, 0
R, 0
DESCRIPTION
HPNAEN=0 DUPLEX MODE: This bit determines whether the
2132 supports full duplex or half duplex. A logic one indicates full
duplex operation and a logic zero indicates half duplex. When auto-
negotiation is enabled, this bit will have no effect on the 2132. At
reset, this bit reflects the highest operating mode allowed by the
TECH pins. The MII can write to this bit, but the bit will change
value only if the new value is allowed by the TECH pins.
HPNAEN=1: not applicable
HPNAEN=0 COLLISION TEST: When this bit is set to one, the
78Q2132 will assert the COL signal in response to the assertion of
TX_EN signal. Collision test is enabled regardless of the duplex
mode of operation.
HPNAEN=1: not applicable
RESERVED
MR1 - STATUS REGISTER
They do not reflect any ability changes made via the MII management interface to bit 0.8 (DUPLEX).
1.15
1.14
1.13
1.12
1.11
1.10:6
1.5
1.4
100T4
100X_F
100X_H
10T_F
10T_H
RSVD
ANEGC
RFAULT
R, 0
R, 0
R, 0
R, (1)
R, (1)
R, 0
R, 0
R, 0
HPNAEN=0 :100BASE-T4 ABILITY: (0 = not able)
HPNAEN=1: not applicable
HPNAEN=0: 100BASE-TX FULL DUPLEX ABILITY: (0 = not able)
HPNAEN=1: not applicable
HPNAEN=0: 100BASE-TX HALF DUPLEX ABILITY: (0 = not able)
HPNAEN=1: not applicable
HPNAEN=0: 10BASE-T FULL DUPLEX ABILITY: (1 = able)
HPNAEN=1: not applicable
HPNAEN=0: 10BASE-T HALF DUPLEX ABILITY: (1= able)
HPNAEN=1: not applicable
RESERVED
HPNAEN=0: AUTO-NEGOTIATION COMPLETE: A logic one
indicates that the auto-negotiation process has completed, the
contents of MR4,5,and 6 are valid, and that the highest common
duplex mode has been found.
HPNAEN=1: not applicable
HPNAEN=0: REMOTE FAULT: A logic one indicates that a remote
fault condition has been detected. It remains set until it is cleared.
This bit can only be cleared by reading this register MR1 via the
management interface.
HPNAEN=1: not applicable
13
Share Link: 