DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KB3910 Просмотр технического описания (PDF) - Unspecified

Номер в каталоге
Компоненты Описание
производитель
KB3910
ETC
Unspecified ETC
KB3910 Datasheet PDF : 80 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
3. Pin Descriptions
KB3920 Keyboard Controller Datasheet
3.1 Hardware Strap
Hardware strap pins are used to latch the external signal levels at the rising edge of ECRST#.
Either a High or Low value will be stored internally to serve as control signals as described below.
For normal application, there is no application component required for selecting the normal
mode because KB3920 has built-in internal pull-up resistor for selecting the right operation mode.
Pin Name Pin No. HW Strap Value
TP_TEST*
(GPIO20, KSO0)
47
TP_PLL*
(GPIO21, KSO1)
48
TP_SPI*
(GPIO22, KSO2)
49
TP_ISP*
(GPIO23, KSO3)
50
TP_TEST: Clock Test Mode
LOW: Test Mode.
HIGH: 32KHz clock in normal running (MUST, Power-On Default)
TP_PLL: DPLL Test Mode
LOW: Test Mode.
HIGH: Normal operation (MUST, Power-On Default)
TP_SPI : Default flash access
LOW : Boot from SPI flash part.
HIGH : Boot from ISA flash part (Power-On Default)
TP_ISP : In system programming mode
LOW : ISP mode.
HIGH : Normal Mode (Power-On Default)
* For these hardware straps, there is a pull-up resistor embedded in the chip. For hardware
strap value at high, no pull-up resistor is needed. Pull-low resistor is only required if hardware
strap value is at low.
3.2 Pin Descriptions by Functionality
3.2.1 Low Pin Count Interface Pin Descriptions
Pin Name Pin No Direction Description
LAD[3:0] 6,9,10,
12
LFRAME# 5
PCIRST# 15
PCICLK 14
SERIRQ 3
CLKRUN# 44
I/O
I
I
I
I/OD
I/OD
LPC LAD[3:0]
LPC: The LFRAME# signal
The PCIRST# signal used to reset the embedded LPC module
The 33MHz PCI Clock Input
SERIRQ#
CLKRUN#
3.2.2 X-BUS Interface Pin Descriptions
Pin Name Pin Direction
No
RD# 135
O
WR# 136
O
SELMEM# 144
O
SELIO# 97
O
SELIO2# 84
O
D[7:0]
I/O
Description
Read pulse
Write pulse
Memory cycle chip select pulse
I/O cycle chip select pulse
I/O cycle chip select pulse. This is a derivative of SELIO#
Data Bus
Copyright©2006, ENE Technology Inc.
16

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]