DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADP5020(RevA) Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
ADP5020
(Rev.:RevA)
ADI
Analog Devices ADI
ADP5020 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADP5020
Data Sheet
SPECIFICATIONS
TJ = −40°C to +125°C, VDDx = 3.6 V, VDD_IO = 1.8 V, unless otherwise noted.
Table 1.
Parameter
OPERATING RANGE
VDDx Operating Voltage Range
Logic I/O Operating Voltage Range1
EN, SDA, SCL CHARACTERISTICS
Low Level Input Voltage
High Level Input Voltage
INPUT LOGIC CURRENT
XSHTDN, EN/GPIO
Low Level Output Voltage
High Level Output Voltage
OUTPUT LOGIC LEAKAGE CURRENT
UNDERVOLTAGE LOCKOUT THRESHOLD
Falling
Rising
POWER-ON RESET THRESHOLD
Falling
Rising
UVLO GLITCH DEBOUNCE TIME
SHUTDOWN OUTPUT DURATION2
POWER GOOD (POK) ACTIVATION DELAY TIME3
EN to First Regulator
First to Second Regulator
Second to Third Regulator
NO LOAD CURRENT CHARACTERISTICS
Standby Current
Lockout Current
Operating Quiescent Current, Switching4
THERMAL CHARACTERISTICS
Thermal Shutdown, TJ Rising
Thermal Shutdown Hysteresis
HOUSEKEEPING BLOCK
Power Good Threshold
Symbol Conditions
Min
Typ
VDD
2.4
VDD_IO
1.7
VIL
VIH
0.7 × VDD_IO
ILK
Internal pull-down, 1 MΩ −1
VOL
IRST = +3 mA
VOH
IRST = −3 mA
ILK
0.8 × VDD_IO
VUVLOF
Referenced to VDDA
1.8
2.0
VUVLOR
Referenced to VDDA
2.2
VPORF
Referenced to VDDA
1.0
1.4
VPORR
Referenced to VDDA
1.6
VDD > POR levels
50
tXSHTDN XSHTDN line driven low
1
tREG1
5
tREG2
5
tREG3
5
IQ(STNBY)
EN = 0
1
ILOCK
EN = 0, VDDA < VUVLOF
1
IQ
ILOAD = 0 mA
10
TSD
150
30
VPG
70
80
Max
Unit
5.5
V
3.6
V
0.3 × VDD_IO V
V
+6
µA
0.2 × VDD_IO V
V
1
µA
V
2.4
V
V
1.7
V
µs
ms
ms
ms
ms
5
µA
1
µA
15
mA
°C
°C
90
%
1 The VDD_IO voltage must be less than or equal to the level on the VDDx supply lines.
2 Shutdown output duration is automatic when using the EN pin. To get this delay when using I2C, FORCE_XS must be set to 1.
3 Activation delays apply only when the device is activated through the EN pin or the EN_ALL bit (Address 0x03[4]); the sequencer controls the turning on of the
regulators.
4 The quiescent current is calculated as though all regulators are powered up.
Rev. A | Page 4 of 28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]