DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VT82C586B Просмотр технического описания (PDF) - Unspecified

Номер в каталоге
Компоненты Описание
производитель
VT82C586B Datasheet PDF : 69 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
9,$7HFKQRORJLHV,QF
PCI Function 0 Registers - PCI-to-ISA Bridge
Configuration Space PCI-to-ISA Bridge Header Registers
Offset PCI Configuration Space Header
1-0 Vendor ID
3-2 Device ID
5-4 Command
7-6 Status
8 Revision ID
9 Programming Interface
A Sub Class Code
B Base Class Code
C -reserved- (cache line size)
D -reserved- (latency timer)
E Header Type
F Built In Self Test (BIST)
10-27 -reserved- (base address registers)
28-2B -reserved- (unassigned)
2F-2C Subsystem ID Read
30-33 -reserved- (expan. ROM base addr)
34-3B -reserved- (unassigned)
3C -reserved- (interrupt line)
3D -reserved- (interrupt pin)
3E -reserved- (min gnt)
3F -reserved- (max lat)
Default Acc
1106 RO
0586 RO
000F RW
0200 WC
nn RO
00 RO
01 RO
06 RO
00 —
00 —
80 RO
00 RO
00 —
00 —
00 RO
00 —
00 —
00 —
00 —
00 —
00 —
Configuration Space PCI-to-ISA Bridge-Specific Registers
Offset ISA Bus Control
Default Acc
40 ISA Bus Control
00 RW
41 ISA Test Mode
00 RW
42 ISA Clock Control
00 RW
43 ROM Decode Control
00 RW
44 Keyboard Controller Control
00 RW
45 Type F DMA Control
00 RW
46 Miscellaneous Control 1
00 RW
47 Miscellaneous Control 2
00 RW
48 Miscellaneous Control 3
01 RW
49 -reserved-
00 —
4A IDE Interrupt Routing
04 RW
4B -reserved-
00 —
4C DMA / Master Mem Access Control 1 00 RW
4D DMA / Master Mem Access Control 2 00 RW
4F-4E DMA / Master Mem Access Control 3 0300 RW
VT82C586B
Offset Plug and Play Control
Default Acc
50 -reserved- (do not program)
24 RW
51-53 -reserved-
00 —
54 PCI IRQ Edge / Level Selection
00 RW
55 PnP Routing for External MIRQ0-1
00 RW
56 PnP Routing for PCI INTB-A
00 RW
57 PnP Routing for PCI INTD-C
00 RW
58 PnP Routing for External MIRQ2
00 RW
59 MIRQ Pin Configuration
04 RW
5A XD Power-On Strap Options
† RW
5B Internal RTC Test Mode
00 RW
5C DMA Control
00 RW
5F-5D -reserved-
00 —
† Power-up default value depends on external strapping
Offset Distributed DMA
61-60 Channel 0 Base Address / Enable
63-62 Channel 1 Base Address / Enable
65-64 Channel 2 Base Address / Enable
67-66 Channel 3 Base Address / Enable
69-68 -reserved-
6B-6A Channel 5 Base Address / Enable
6D-6C Channel 6 Base Address / Enable
6F-6E Channel 7 Base Address / Enable
Default Acc
0000 RW
0000 RW
0000 RW
0000 RW
0000 —
0000 RW
0000 RW
0000 RW
Offset Miscellaneous
70 Subsystem ID Write
71-7F -reserved-
Default Acc
00 WO
00 —
Revision 1.0 May 13, 1997
-16-
Register Overview

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]