DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VSC7139TW Просмотр технического описания (PDF) - Vitesse Semiconductor

Номер в каталоге
Компоненты Описание
производитель
VSC7139TW Datasheet PDF : 18 Pages
First Prev 11 12 13 14 15 16 17 18
VITESSE
SEMICONDUCTOR CORPORATION
Quad Transceiver for
Gigabit Ethernet and Fibre Channel
Preliminary Datasheet
VSC7139
Pin
C9
R3
P4
K4
D5
R17
F2
A4
B10
B15
P9
R9
T17
D9
R15
P15
K2
T9
R8
A2,A10,C14
G4,J14,K16
L4,N15,R4
R14,T3
T4,T14,U5
C4, D3,F3
A9, B7, C5
A13, A16, C11
C15, E14, G17
T5
T7
T11
T13
R16
T16
A1,A3,A11,A15
A17,B4,C7
C16,D4,D11
E15,F4
Name
SLPN
LPNA
LPNB
LPNC
LPND
ENCDET
SYNCA
SYNCB
SYNCC
SYNCD
CAP0
CAP1
TCK
TMS
TRSTN
TDI
TDO
VDDA
VSSA
Description
INPUT - TTL: Serial Loopback enable input. Normal operation when HIGH. When
LOW, Rx+/- is looped back to Tx+/- internally for diagnostic purposes. Refer to Table 2
and related description.
INPUT - TTL: Loopback Enable Pins. When LPNx is LOW, PLUP/SLPN impact
Channel x. When HIGH, PLUP/SLPN have no effect on Channel x.
INPUT - TTL: Enables SYNCx and word alignment when HIGH. When LOW, keeps
current word alignment and disables SYNCx (always LOW).
OUTPUT - TTL: Comma Detect for Channel x. This output goes HIGH for half of an
RCx1 period to indicate that Rx(0:9) contains a Comma Character (0011111XXX).
SYNCx will go HIGH only during a cycle when RCX0 is rising. SYNCx is enabled when
ENCDET is HIGH.
ANALOG: Loop Filter capacitor for the Clock Multiply Unit. Typically 0.1 uF connected
between CAP0 and CAP1. Amplitude is less than 3.3V.
INPUT - TTL: JTAG Test Clock
INPUT - TTL: JTAG Test Mode Select
INPUT - TTL: JTAG Test Reset, Active Low
INPUT - TTL: JTAG Test Data Input
OUTPUT - TTL: JTAG Test Data Output
Analog Power Supply
Analog Ground. Tie to common ground plane with VSS.
VDD
Digital Logic Power Supply
VDDT
TTL Output Power Supply.
VDDPA
VDDPB
VDDPC
VDDPD
VDDTR
VSSTR
PECL I/O Power Supply for Channel x.
TTL Output Power Supply for RFCO0 and RFCO1
TTL Ground for RFCO0 and RFCO1
VSST
Ground for TTL Outputs
Page 14
© VITESSE SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
G52196-0, Rev 3.3
5/14/01

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]