ST72F521AR9TC Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

производитель

ST72F521AR9TC

8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE

STMicroelectronics 

ST72521

Pin n°

Pin Name

52 - PH3

53 41 PC6/SCK/ICCCLK

54 42 PC7/SS/AIN15

55 43 PA0

56 44 PA1

57 45 PA2

58 46 PA3 (HS)

59 47 VDD_1

60 48 VSS_1

61 49 PA4 (HS)

62 50 PA5 (HS)

63 51 PA6 (HS)/SDAI

64 52 PA7 (HS)/SCLI

65 53 VPP/ ICCSEL

66 54 RESET

67 55 EVD

68 56 TLI

69 - PH4

70 - PH5

71 - PH6

72 - PH7

73 57 VSS_2

74 58 OSC23)

75 59 OSC13)

76 60 VDD_2

77 61 PE0/TDO

78 62 PE1/RDI

79 63 PE2/CANTX

80 64 PE3/CANRX

Level

Port

Input

Output

Main

function

(after

reset)

Alternate function

I/O TT

I/O CT

XX

XX

X X Port H3

X

X

Port C6

SPI Serial

Clock

ICC Clock

Output

I/O CT

XX

X

X

X

Port C7

SPI Slave

Select (active

low)

ADC Analog

Input 15

I/O CT

X

I/O CT

X

I/O CT

X

I/O CT HS X

S

ei0

ei0

ei0

ei0

X X Port A0

X X Port A1

X X Port A2

X X Port A3

Digital Main Supply Voltage

S

Digital Ground Voltage

I/O CT HS X X

I/O CT HS X X

I/O CT HS X

I/O CT HS X

I

X X Port A4

X X Port A5

T

Port A6 I2C Data 1)

T

Port A7 I2C Clock 1)

Must be tied low. In flash programming

mode, this pin acts as the programming

voltage input VPP. See Section 12.9.2

for more details. High voltage must not

be applied to ROM devices

I/O CT

Top priority non maskable interrupt.

External voltage detector

I CT

I/O TT

I/O TT

I/O TT

I/O TT

S

X

X

XX

XX

XX

XX

Top level interrupt input pin

X X Port H4

X X Port H5

X X Port H6

X X Port H7

Digital Ground Voltage

I/O

Resonator oscillator inverter output

I

External clock input or Resonator oscil-

lator inverter input

S

Digital Main Supply Voltage

I/O CT

I/O CT

I/O CT

I/O CT

XX

XX

X

XX

X X Port E0 SCI Transmit Data Out

X X Port E1 SCI Receive Data In

Port E2 CAN Transmit Data Output

X X Port E3 CAN Receive Data Input

Notes:

1. In the interrupt input column, “eiX” defines the associated external interrupt vector. If the weak pull-up

column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input,

12/211

Share Link: