xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
GULYHPRGH
/&'VHJPHQWV
/&'EDFNSODQHV
VWDWLF
6Q
6Q
6Q
6Q
6Q
D
E
I
J
H
F
G
6Q %3
6Q
6Q
'3
URZV
Q
GLVSOD\5$0 F
URRZXVWSEXDWVFNS%O3DQ H [
[
[
GLVSOD\5$0ILOOLQJRUGHU
FROXPQV
GLVSOD\5$0DGGUHVVVHJPHQWRXWSXWVV
E\WH
Q Q Q Q Q Q Q
E
D
I
J
H
G
'3
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
[
WUDQVPLWWHGGLVSOD\E\WH
06%
/6%
F E D I J H G '3
PXOWLSOH[
6Q
D
6Q I
E
J
6Q H
F
6Q
G
%3
'3
URZV
Q
GLVSOD\5$0 D
%3 URRZXVWSEXDWVFNS%O3DQ H E
[
[
FROXPQV
GLVSOD\5$0DGGUHVVVHJPHQWRXWSXWVV
E\WH
E\WH
Q Q Q
I
H
G
J
F
'3
[
[
[
[
[
[
06%
/6%
D E I J H F G '3
PXOWLSOH[
6Q
D
6Q I
E 6Q
%3
J
H
F
G
%3
'3
FROXPQV
GLVSOD\5$0DGGUHVVVHJPHQWRXWSXWVV
E\WH
E\WH
E\WH
URZV
Q Q
GLVSOD\5$0 E D
%3 URRZXVWSEXDWVFNS%O3DQ H '3 G
F J
[ [
Q
I
H
[
[
06%
/6%
E '3 F D G J I H
PXOWLSOH[
6Q
D
E
I
J
H
F
6Q
G
%3
%3
'3
FROXPQV
GLVSOD\5$0DGGUHVVVHJPHQWRXWSXWVV
E\WH
E\WH
E\WH
E\WH
E\WH
%3
URZV
Q
GLVSOD\5$0 D
%3
URRZXVWSEXDWVFNS%O3DQ H
F
E
'3
Q
I
H
J
G
06%
/6%
D F E '3 I H J G
x = data bit unchanged
Fig 12. Relationships between LCD layout, drive mode, display RAM filling order, and display data transmitted over the I2C-bus
DDM