PCF2119VU/2 Просмотр технического описания (PDF) - NXP Semiconductors.

Номер в каталоге

Компоненты Описание

производитель

PCF2119VU/2

LCD controllers/drivers

NXP Semiconductors. 

NXP Semiconductors

PCF2119x

LCD controllers/drivers

11.2 I2C-bus interface

The I2C-bus is for bidirectional, two-line communication between different ICs or modules.

The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines

must be connected to a positive supply via pull-up resistors. Data transfer may be initiated

only when the bus is not busy.

Each byte of eight bits is followed by an acknowledge bit. A slave receiver which is

addressed must generate an acknowledge after the reception of each byte.

Also a master receiver must generate an acknowledge after the reception of each byte

that has been clocked out of the slave transmitter.

The device that acknowledges must pull-down the SDA line during the acknowledge clock

pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge

related clock pulse (set-up and hold times must be taken into consideration).

A master receiver must signal an end of data to the transmitter by not generating an

acknowledge bit on the last byte that has been clocked out of the slave. In this event the

transmitter must leave the data line HIGH to enable the master to generate a STOP

condition.

MASTER

TRANSMITTER /

RECEIVER

SDA

SCL

SLAVE

RECEIVER

Fig 26. System configuration

SLAVE

TRANSMITTER /

RECEIVER

MASTER

TRANSMITTER

MASTER

TRANSMITTER /

RECEIVER

mga807

SDA

SCL

Fig 27. Bit transfer

data line

stable;

data valid

change

of data

allowed

mbc 621

PCF2119X_5

Product data sheet

SDA

SCL

S

START condition

Fig 28. Definition of START and STOP conditions

Rev. 05 — 13 August 2009

SDA

P

STOP condition

SCL

mbc 622

© NXP B.V. 2009. All rights reserved.

41 of 79

Share Link: