PCA9512BD Просмотр технического описания (PDF) - NXP Semiconductors.
Номер в каталоге
Компоненты Описание
производитель
PCA9512BD Datasheet PDF : 27 Pages
| |||
NXP Semiconductors
PCA9512A; PCA9512B
Level shifting hot swappable I2C-bus and SMBus bus buffer
Table 6. Characteristics …continued
VCC = 2.7 V to 5.5 V; Tamb = 40 C to +85 C; unless otherwise specified.
Symbol
Parameter
Conditions
Input-output connection
Voffset
Ci
offset voltage
input capacitance
10 k to VCC on SDA, SCL;
VCC = 3.3 V; VCC2 = 3.3 V;
VI = 0.2 V
digital; guaranteed by design,
not subject to test
VOL
LOW-level output voltage
ILI
input leakage current
System characteristics
VI = 0 V; SDAn, SCLn pins;
Isink = 3 mA; VCC = 2.7 V;
VCC2 = 2.7 V
SDAn, SCLn pins; VCC = 5.5 V;
VCC2 = 5.5 V
fSCL
SCL clock frequency
tBUF
bus free time between a
STOP and START
condition
tHD;STA
hold time (repeated)
START condition
tSU;STA
set-up time for a repeated
START condition
tSU;STO
set-up time for STOP
condition
tHD;DAT
tSU;DAT
tLOW
data hold time
data set-up time
LOW period of the SCL
clock
tHIGH
HIGH period of the SCL
clock
tf
fall time of both SDA and
SCL signals
tr
rise time of both SDA and
SCL signals
Min
Typ
[1][7] 0
115
-
-
[1] 0
0.3
1
-
[8] 0
-
[8] 1.3
-
[8] 0.6
-
[8] 0.6
-
[8] 0.6
-
[8] 300
-
[8] 100
-
[8] 1.3
-
[8] 0.6
-
[8][9] 20 + 0.1 Cb -
[8][9] 20 + 0.1 Cb -
Max
Unit
175
mV
10
pF
0.4
V
+1
A
400
kHz
-
s
-
s
-
s
-
s
-
ns
-
ns
-
s
-
s
300
ns
300
ns
[1] This specification applies over the full operating temperature range.
[2] Card side supply voltage.
[3] The enable time is from power-up of VCC and VCC2 2.7 V to when idle or stop time begins.
[4] Idle time is from when SDAn and SCLn are HIGH after enable time has been met.
[5] Itrt(pu) varies with temperature and VCC voltage, as shown in Section 11.1 “Typical performance characteristics”.
[6] Input pull-up voltage should not exceed power supply voltage in operating mode because the rise time accelerator will clamp the voltage
to the positive supply rail.
[7] The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function
of the pull-up resistor and VCC voltage is shown in Section 11.1 “Typical performance characteristics”.
[8] Guaranteed by design, not production tested.
[9] Cb = total capacitance of one bus line in pF.
PCA9512A_PCA9512B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 1 March 2013
© NXP B.V. 2013. All rights reserved.
15 of 27
Share Link: 