HI5728EVAL1(1999) Просмотр технического описания (PDF) - Intersil

Номер в каталоге

Компоненты Описание

производитель

HI5728EVAL1
(Rev.:1999)

10-Bit, 125/60MSPS, Dual High Speed CMOS D/A Converter

Intersil 

HI5728

temperature range of the converter. It is recommended that a

0.1µF capacitor be placed as close as possible to the REFIO

pin, connected to the analog ground. The REFLO pin (15)

selects the reference. The internal reference can be selected if

pin 15 is tied low (ground). If an external reference is desired,

then pin 15 should be tied high (to the analog supply voltage)

and the external reference driven into REFIO, pin 23. The full

scale output current of the converter is a function of the voltage

reference used and the value of RSET. IOUT should be within

the 2mA to 20mA range, through operation below 2mA is

possible, with performance degradation.

If the internal reference is used, VFSADJ will equal

approximately 1.16V (pin 22). If an external reference is used,

VFSADJ will equal the external reference. The calculation for

IOUT(Full Scale) is:

IOUT (Full Scale) = (VFSADJ/RSET)x 32.

If the full scale output current is set to 20mA by using the

internal voltage reference (1.16V) and a 1.86kΩ RSET

resistor, then the input coding to output current will resemble

the following:

TABLE 1. INPUT CODING vs OUTPUT CURRENT (Per DAC)

INPUT CODE (D9-D0) IOUTA (mA)

IOUTB (mA)

11111 11111

20

0

10000 00000

10

10

00000 00000

0

20

Outputs

IOUTA and IOUTB (or QOUTA and QOUTB) are

complementary current outputs. The sum of the two currents

is always equal to the full scale output current minus one

LSB. If single ended use is desired, a load resistor can be

used to convert the output current to a voltage. It is

recommended that the unused output be either grounded or

equally terminated. The voltage developed at the output

must not violate the output voltage compliance range of

-0.3V to 1.25V. RLOAD should be chosen so that the desired

output voltage is produced in conjunction with the output full

scale current, which is described above in the ‘Reference’

section. If a known line impedance is to be driven, then the

output load resistor should be chosen to match this

impedance. The output voltage equation is:

VOUT = IOUT X RLOAD.

These outputs can be used in a differential-to-single-ended

arrangement to achieve better harmonic rejection. The

SFDR measurements in this data sheet were performed with

a 1:1 transformer on the output of the DAC (see Figure 1).

With the center tap grounded, the output swing of pins 16

and 17 will be biased at zero volts. It is important to note

here that the negative voltage output compliance range limit

is -300mV, imposing a maximum of 600mVP-P amplitude

with this configuration. The loading as shown in Figure 1 will

result in a 500mV signal at the output of the transformer if

the full scale output current of the DAC is set to 20mA.

50Ω

IOUTB (QOUTB)

PIN 17 (20)

100Ω

PIN 16 (21)

IOUTA (QOUTA)

50Ω

VOUT = (2 x I OUT x R EQ)V

50Ω

FIGURE 42.

VOUT = 2 x IOUT x REQ ,where REQ is ~12.5Ω.

Allowing the center tap to float will result in identical

transformer output, however the output pins of the DAC will

have positive DC offset. The 50Ω load on the output of the

transformer represents the spectrum analyzer’s input

impedance.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-

out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

17

Share Link: