M2V56S20TP Просмотр технического описания (PDF) - Mitsumi

Номер в каталоге

Компоненты Описание

производитель

M2V56S20TP

256M Synchronous DRAM

Mitsumi 

SDRAM (Rev.1.1)

Single Data Rate

Feb.2000

MITSUBISHI LSIs

M2V56S20/ 30/ 40/ TP -6, -7, -8

256M Synchronous DRAM

[ Read Interrupted by Precharge ]

A burst read operation can be interrupted by a precharge of the same bank . READ to PRE interval is

minimum 1 CLK.

A PRE command to output disable latency is equivalent to the /CAS Latency.

Read interrupted by Precharge (BL=4)

CLK

Command

READ

PRE

CL=2

DQ

Command

DQ

Command

READ

Q0 Q1 Q2

PRE

Q0 Q1

READ PRE

DQ

Q0

CL=3

Command

DQ

Command

DQ

Command

DQ

READ

PRE

READ

Q0 Q1 Q2

PRE

READ PRE

Q0 Q1

Q0

MITSUBISHI ELECTRIC

19

Share Link: