M25P16 Просмотр технического описания (PDF) - Numonyx -> Micron

Номер в каталоге

Компоненты Описание

производитель

M25P16

16 Mbit, serial Flash memory, 75 MHz SPI bus interface

Numonyx -> Micron 

Operating features

M25P16

Table 2. Protected area sizes

Status Register

content

Memory content

BP2 BP1 BP0

bit bit bit

Protected area

Unprotected area

0 0 0 none

All sectors(1) (32 sectors: 0 to 31)

0 0 1 Upper 32nd (Sector 31)

Lower 31/32nds (31 sectors: 0 to 30)

0 1 0 Upper sixteenth (2 sectors: 30 and 31) Lower 15/16ths (30 sectors: 0 to 29)

0 1 1 Upper eighth (4 sectors: 28 to 31)

Lower seven-eighths (28 sectors: 0 to 27)

1 0 0 Upper quarter (8 sectors: 24 to 31) Lower three-quarters (24 sectors: 0 to 23)

1 0 1 Upper half (16 sectors: 16 to 31)

Lower half (16 sectors: 0 to 15)

1 1 0 All sectors (32 sectors: 0 to 31)

none

1 1 1 All sectors (32 sectors: 0 to 31)

none

1. The device is ready to accept a Bulk Erase instruction if, and only if, all Block Protect (BP2, BP1, BP0) are

0.

4.7

Hold condition

The Hold (HOLD) signal is used to pause any serial communications with the device without

resetting the clocking sequence. However, taking this signal Low does not terminate any

Write Status Register, Program or Erase cycle that is currently in progress.

To enter the Hold condition, the device must be selected, with Chip Select (S) Low.

The Hold condition starts on the falling edge of the Hold (HOLD) signal, provided that this

coincides with Serial Clock (C) being Low (as shown in Figure 6).

The Hold condition ends on the rising edge of the Hold (HOLD) signal, provided that this

coincides with Serial Clock (C) being Low.

If the falling edge does not coincide with Serial Clock (C) being Low, the Hold condition

starts after Serial Clock (C) next goes Low. Similarly, if the rising edge does not coincide

with Serial Clock (C) being Low, the Hold condition ends after Serial Clock (C) next goes

Low (this is shown in Figure 6).

During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data

input (D) and Serial Clock (C) are Don’t care.

Normally, the device is kept selected, with Chip Select (S) driven Low, for the whole duration

of the Hold condition. This is to ensure that the state of the internal logic remains unchanged

from the moment of entering the Hold condition.

If Chip Select (S) goes High while the device is in the Hold condition, this has the effect of

resetting the internal logic of the device. To restart communication with the device, it is

necessary to drive Hold (HOLD) High, and then to drive Chip Select (S) Low. This prevents

the device from going back to the Hold condition.

14/55

Share Link: