DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTM4609V Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
производитель
LTM4609V Datasheet PDF : 28 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
LTM4609
Applications Information
Layout Checklist/Example
The high integration of LTM4609 makes the PCB board
layout very simple and easy. However, to optimize its electri-
cal and thermal performance, some layout considerations
are still necessary.
• Use large PCB copper areas for high current path, includ-
ing VIN, RSENSE, SW1, SW2, PGND and VOUT. It helps to
minimize the PCB conduction loss and thermal stress.
• Place high frequency input and output ceramic capaci-
tors next to the VIN, PGND and VOUT pins to minimize
high frequency noise
• Route SENSEand SENSE+ leads together with minimum
PC trace spacing. Avoid sense lines passing through
noisy areas, such as switch nodes.
• Place a dedicated power ground layer underneath the
unit.
• To minimize the via conduction loss and reduce module
thermal stress, use multiple vias for interconnection
between the top layer and other power layers
• Do not put vias directly on pads, unless the vias are
capped.
• Use a separated SGND ground copper area for com-
ponents connected to signal pins. Connect the SGND
to PGND underneath the unit.
Figure 15. gives a good example of the recommended
layout.
SW1
SW2 VIN
L1
VOUT
COUT
RSENSE
CIN
PGND
+ – SGND
RSENSE
KELVIN CONNECTIONS TO RSENSE
PGND
4609 F15
Figure 15. Recommended PCB Layout
(LGA Shown, for BGA Use Circle Pads)
4609ff
20
For more information www.linear.com/LTM4609

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]