NXP Semiconductors
LPC1850/30/20/10
32-bit ARM Cortex-M3 microcontroller
Table 3. Pin description …continued
LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.
Symbol
Description
P3_7
P3_8
P4_0
P4_1
C11 C10 D7
C10 C9 E7
D5 D4 -
A1 D3 -
176 123 [2] N; PU - R — Function reserved.
- R — Function reserved.
I/O SSP0_MISO — Master In Slave Out for SSP0.
I/O SPIFI_MOSI — Input 0 in SPIFI quad mode; SPIFI
output IO0.
I/O GPIO5[10] — General purpose digital input/output pin.
I/O SSP0_MOSI — Master Out Slave in for SSP0.
- R — Function reserved.
- R — Function reserved.
179 124 [2] N; PU - R — Function reserved.
- R — Function reserved.
I/O SSP0_MOSI — Master Out Slave in for SSP0.
I/O SPIFI_CS — SPIFI serial flash chip select.
I/O GPIO5[11] — General purpose digital input/output pin.
I/O SSP0_SSEL — Slave Select for SSP0.
- R — Function reserved.
- R — Function reserved.
1 1 [2] N; PU I/O GPIO2[0] — General purpose digital input/output pin.
O MCOA0 — Motor control PWM channel 0, output A.
I NMI — External interrupt input to NMI.
- R — Function reserved.
- R — Function reserved.
O LCD_VD13 — LCD data.
I/O U3_UCLK — Serial clock input/output for USART3 in
synchronous mode.
- R — Function reserved.
3 3 [5] N; PU I/O GPIO2[1] — General purpose digital input/output pin.
O CTOUT_1 — SCT output 3. Match output 3 of timer 3.
O LCD_VD0 — LCD data.
- R — Function reserved.
- R — Function reserved.
O LCD_VD19 — LCD data.
O U3_TXD — Transmitter output for USART3.
I ENET_COL — Ethernet Collision detect (MII interface).
AI ADC0_1 — ADC0 and ADC1, input channel 1.
Configure the pin as GPIO input and use the ADC
function select register in the SCU to select the ADC.
LPC1850_30_20_10
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 7 February 2013
© NXP B.V. 2013. All rights reserved.
21 of 149