LC6512A(2001) Просмотр технического описания (PDF) - SANYO -> Panasonic

Номер в каталоге

Компоненты Описание

производитель

LC6512A
(Rev.:2001)

Single-Chip 4-Bit Microcomputer for Control-Oriented Applications (Low-Threshold Input, On-Chip FLT Driver)

SANYO -> Panasonic 

LC6512A, LC6513A

Mnemonic

BNTM Branch on no timer

addr

Instruction code

D7D6D5D4 D3D2D1D0

0011 1100 2

P7P6P5P4 P3P2P1P0

BI addr Branch on interrupt

0111 1101 2

P7P6P5P4 P3P2P1P0

BNI

addr

Branch on no lnterrupt 0 0 1 1 1 1 0 1 2

P7P6P5P4 P3P2P1P0

BC addr Branch on CF

BNC

addr

Branch on no CF

BZ addr Branch on ZF

BNZ

addr

BFn

addr

Branch on no ZF

Branch on flag bit

0111 1111 2

P7P6P5P4 P3P2P1P0

001l 1111 2

P7P6P5P4 P3P2P1P0

011l 1110 2

P7P6P5P4 P3P2P1P0

00ll 1110 2

P7P6P5P4 P3P2P1P0

1 1 0 1 n3n2n1n0 2

P7P6P5P4 P3P2P1P0

BNFn

addr

Branch on no flag bit 1 0 0 1 n3n2n1n0 2

P7P6P5P4 P3P2P1P0

IP

Input port to AC

OP

Output AC to port

SPB bit Set port bit

0000 1100 1

0110 0001 1

0 0 0 0 0 1 B1B0 1

RPB bit Reset port bit

0 0 1 0 0 1 B1B0 1

SCTL Set control register

bit

bit(S)

0010 1100 2

1 0 0 0 B3B2B1B0

Function

Description

Status

flag

affected

Remarks

2 PC7 to 0←P7P6P5P4 If the TMF is 0, a branch to an

TMF

P3P2P1P0 address specified by immediate data

If TMF=0

P7 to P0 within the current page

then TMF←0

occurs. The TMF is reset.

2 PC7 to 0←P7P6P5P4 If the EXTF is 1, a branch to an

EXTF

P3P2P1P0 address specified by immediate data

If EXTF=1

P7 to P0 within the current page

then EXTF←0

occurs. The EXTF is reset.

2 PC7 to 0←P7P6P5P4 If the EXTF is 0, a brance to an

EXTF

P3P2P1P0 address specified by immediate data

If EXTF=0

P7 to P0 within the current page

then EXTF←0

occurs. The EXTF is reset.

2 PC7 to 0←P7P6P5P4 If the CF is 1, a branch to an address

P3P2P1P0 specified by immediate data P7 to P0

If CF=1

within the current page occurs.

2 PC7 to 0←P7P6P5P4 If the CF is 0, a branch to an address

P3P2P1P0 specified by immediate data P7 to P0

If CF=0

within the current page occurs.

2 PC7 to 0←P7P6P5P4 If the ZF is 1, a branch to an address

P3P2P1P0 specified by immediate data P7 to P0

If ZF=1

within the current page occurs.

2 PC7 to 0←P7P6P5P4 If the ZF is 0, a branch to an address

P3P2P1P0 specified by immediate data P7 to P0

If ZF=0

within the current page occurs.

2 PC7 to 0←P7P6P5P4 If a fiag bit of the 16 flags specified by

P3P2P1P0 immediate data n3n2n1n0 is 1,a branch to

If Fn=1

an address specified by immediate data P7

to P0 within the current page occurs.

2 PC7 to 0←P7P6P5P4 If a fiag bit of the 16 flags specified by

P3P2P1P0 immediate data n3n2n1n0 is 1,a branch to

If Fn=0

an address specified by immediate data P7

to P0 within the current page occurs.

1 AC←[P(DPL)]

The contents of port P(DPL) are inputted to ZF

the AC.

1 P(DPL)←(AC)

2 P(DPL B1B0)←1

The AC contents are outputted to port

P(DPL)

Immediate data B1B0- specified one

bit in port p(DPL)is set.

2 P(DPL B1B0)←0

Immediate data B1B0- specified one ZF

bit in port p(DPL)is reset.

Mnemonic is

BFO to BF15

according to

the value of n.

Mnemonic is

BNFO to

BNF15

according to

the value of n.

Mnemonic is

BNFO to BNF15

according to the

value of n.

When this instruct-

ion is executed,the

E register contents

are destroyed.

2 CTL←(CTL)

Immediate data B3B2B1B0-specified

B3B2B1B0 bits in the control register are set.

RCTL

bit

Reset control register 0 0 1 0 1 1 0 0 2 2 CTL←(CTL)

Immediate data B3B2B1B0-specified ZF

bit(S)

1 0 0 1 B3B2B1B0

B3B2B1B0 bits in the control register are reset.

WTTM Write timer

HALT Halt

1111

1111

1001

0110

1 1 TM←(E).(AC)

TMF ←0

1 1 Halt

The E and AC contents are loaded in TMF

the timer. The TMF reset.

All operations stop.

NOP No operation

0 0 0 0 0 0 0 0 1 1 No operation

No operation is performed, but 1

machine cycle is consumed.

*1 lf the LI instruction or CLA instruction is used consecutively in such a manner as LI, LI, LI……,or CLA,

CLA, CLA, ……, the first LI instruction or CLA instruction only is effective and the following LI in-

structions or CLA instructions are changed to the NOP instructions.

No.2367–21/24

Share Link: