DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HT32F2755 Просмотр технического описания (PDF) - Holtek Semiconductor

Номер в каталоге
Компоненты Описание
производитель
HT32F2755 Datasheet PDF : 45 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
32-bit ARM Cortex™-M3 MCU
HT32F1755/HT32F1765/HT32F2755
Universal Synchronous Asynchronous Receiver Transmitter – USART
Operating frequency up to 4.5MHz
Supports both asynchronous and clocked synchronous serial communication modes
IrDA SIR encoder and decoder
RS485 mode with output enable control
Full Modem function for USART0
Auto hardware flow control mode – RTS, CTS
FIFO Depth: 16×9 bits for both receiver and transmitter
The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible
full duplex data exchange using synchronous or asynchronous transfer. The USART is used to
translate data between parallel and serial interfaces, and is also commonly used for RS232 standard
communication. The USART peripheral function supports five types of interrupt including Line
Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt,
Time Out Interrupt and MODEM Status Interrupt. The USART module includes a 16-byte
transmitter FIFO (TX_FIFO) and a 16-byte receiver FIFO (RX_FIFO). The software can detect a
USART error status by reading the Line Status Register, LSR. The status includes the type and the
condition of transfer operations as well as several error conditions resulting from Parity, Overrun,
Framing and Break events.
The USART includes a programmable baud rate generator which is capable of dividing the
CK_AHB to produce a clock for the USART transmitter and receiver.
Smart Card Interface – SCI
Support ISO 7816-3 standard
Character mode
Single transmit buffer and single receive buffer
11-bit ETU (Elementary Time Unit) counter
9-bit guard time counter
24-bit general purpose waiting time counter
Parity generation and checking
Automatic character retry on parity error detection in transmission and reception modes
The Smart Card Interface is compatible with the ISO 7816-3 standard. This interface includes
Card Insertion/Removal detection, SCI data transfer control logic and data buffers, internal
Timer Counters and corresponding control logic circuits to perform all the necessary Smart Card
operations. The Smart Card interface acts as a Smart Card Reader to facilitate communication
with the external Smart Card. The overall functions of the Smart Card interface are controlled
by a series of registers including control and status registers together with several corresponding
interrupts which are generated to get the attention of the microcontroller for SCI transfer status.
Rev. 1.00
14 of 45
August 13, 2012

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]