DSP56303 Просмотр технического описания (PDF) - Freescale Semiconductor

Номер в каталоге

Компоненты Описание

производитель

DSP56303

DSP56303 24-bit digital signal processor (DSP)

Freescale Semiconductor 

2.4 Phase Lock Loop (PLL)

Phase Lock Loop (PLL)

Signal Name

Type

PCAP

Input

CLKOUT

Output

PINIT/NMI

Input

Table 2-5. Phase Lock Loop Signals

State During

Reset

Input

Signal Description

PLL Capacitor

Connects an off-chip capacitor to the PLL filter. See the DSP56303

Technical Data sheet to determine the correct PLL capacitor value.

Connect one capacitor terminal to PCAP and the other terminal to VCCP.

Chip-driven

If the PLL is not used, PCAP can be tied to VCC, GND, or left floating.

Clock Output

Provides an output clock synchronized to the internal core clock phase.

If the PLL is enabled and both the multiplication and division factors

equal one, then CLKOUT is also synchronized to EXTAL.

Input

If the PLL is disabled, the CLKOUT frequency is half the frequency of

EXTAL.

PLL Initial/Non-Maskable Interrupt

During assertion of RESET, the value of PINIT/NMI is written into the PLL

Enable (PEN) bit of the PLL control register, determining whether the

PLL is enabled or disabled. After RESET deassertion and during normal

instruction processing, the PINIT/NMI Schmitt-trigger input is a

negative-edge-triggered Non-Maskable Interrupt (NMI) request internally

synchronized to CLKOUT.

PINIT/NMI can tolerate 5 V.

2.5 External Memory Expansion Port (Port A)

Note:

When the DSP56303 enters a low-power standby mode (Stop or Wait), it releases bus

mastership and tri-states the relevant Port A signals: A[0–17], D[0–23],

AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS, BCLK, BCLK.

2.5.1 External Address Bus

Signal

Name

A[0–17]

Type

Output

Table 2-6. External Address Bus Signals

State During Reset,

Stop, or Wait

Tri-stated

Signal Description

Address Bus

When the DSP is the bus master, A[0–17] specify the address for

external program and data memory accesses. Otherwise, the signals

are tri-stated. To minimize power dissipation, A[0–17] do not change

state when external memory spaces are not being accessed.

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

2-5

Share Link: