D780206GF Просмотр технического описания (PDF) - NEC => Renesas Technology

Номер в каталоге

Компоненты Описание

производитель

D780206GF

8-Bit Single-Chip Microcontrollers

NEC => Renesas Technology 

LIST OF FIGURES (4/6)

Figure No.

Title

Page

13-16

13-17

13-18

13-19

13-20

13-21

13-22

13-23

13-24

13-25

13-26

13-27

13-28

13-29

13-30

13-31

13-32

13-33

Data .................................................................................................................................................. 229

Acknowledge Signal ........................................................................................................................ 230

BUSY and READY Signals ............................................................................................................. 231

RELT, CMDT, RELD, and CMDD Operations (Master) ................................................................ 236

RELD and CMDD Operations (Slave) ............................................................................................ 236

ACKT Operation .............................................................................................................................. 237

ACKE Operations ............................................................................................................................ 238

ACKD Operations ............................................................................................................................ 239

BSYE Operation .............................................................................................................................. 239

Pin Configuration ............................................................................................................................. 242

Address Transmission from Master Device to Slave Device (WUP = 1) ..................................... 244

Command Transmission from Master Device to Slave Device .................................................... 245

Data Transmission from Master Device to Slave Device .............................................................. 246

Data Transmission from Slave Device to Master Device .............................................................. 247

Serial Bus Configuration Example Using 2-Wire Serial I/O Mode ................................................ 249

2-Wire Serial I/O Mode Timing ....................................................................................................... 253

RELT and CMDT Operations .......................................................................................................... 254

SCK0/P27 Pin Configuration .......................................................................................................... 255

14-1

14-2

14-3

14-4

14-5

14-6

14-7

14-8

14-9

14-10

14-11

14-12

14-13

14-14

14-15

14-16

14-17

14-18

14-19

14-20

14-21

14-22

14-23

14-24

Block Diagram of Serial Interface Channel 1 ................................................................................ 258

Format of Timer Clock Select Register 3 ....................................................................................... 261

Format of Serial Operating Mode Register 1 ................................................................................. 262

Format of Automatic Data Transmit/Receive Control Register ..................................................... 264

Format of Automatic Data Transmit/Receive Interval Specification Register .............................. 265

3-Wire Serial I/O Mode Timing ....................................................................................................... 270

Circuit for Switching Transfer Bit Order ......................................................................................... 271

Basic Transmission/Reception Mode Operation Timing ............................................................... 279

Basic Transmission/Reception Mode Flowchart ............................................................................ 280

Buffer RAM Operation in 6-Byte Transmission/Reception

(in Basic Transmission/Reception Mode) ....................................................................................... 281

Basic Transmission Mode Operation Timing ................................................................................. 283

Basic Transmission Mode Flowchart .............................................................................................. 284

Buffer RAM Operation in 6-Byte Transmission (in Basic Transmission Mode) ........................... 285

Repeat Transmission Mode Operation Timing .............................................................................. 287

Repeat Transmission Mode Flowchart ........................................................................................... 288

Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) ........................ 289

Automatic Transmission/Reception Suspension and Restart ....................................................... 291

System Configuration with Busy Control Option ........................................................................... 292

Operation Timing When Using Busy Control Option (BUSY0 = 0) .............................................. 293

Busy Signal and Clearing Wait (BUSY0 = 0) ................................................................................ 293

Operation Timing When Using Busy & Strobe Control Option (BUSY0 = 0) ............................... 294

Operation Timing of Bit Slippage Detection Function Using Busy Signal (BUSY0 = 1) ............. 295

Automatic Transmit/Receive Interval .............................................................................................. 296

Operation Timing When Automatic Transmit/Receive Function Is Operating with

Internal Clock ................................................................................................................................... 297

User’s Manual U11302EJ4V0UM

19

Share Link: