CY7C1329G Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY7C1329G

2-Mb (64K x 32) Pipelined Sync SRAM

Cypress Semiconductor 

Switching Waveforms

Read Cycle Timing[17]

tCYC

CY7C1329G

CLK

ADSP

ADSC

ADDRESS

GW, BWE,

BW[A:D]

CE

ADV

OE

Data Out (Q)

tCH tCL

t

ADS

tADH

tADS tADH

tAS tAH

A1

A2

tWES tWEH

A3

Burst continued with

new base address

tCES tCEH

Deselect

cycle

tADVS tADVH

ADV

suspends

burst.

High-Z

tCLZ

tCO

tOEHZ

Q(A1)

tOEV

tCO

tOELZ

tDOH

Q(A2)

Q(A2 + 1)

Q(A2 + 2)

Q(A2 + 3)

Single READ

BURST READ

tCHZ

Q(A2)

Q(A2 + 1)

Burst wraps around

to its initial state

DON’T CARE

UNDEFINED

Note:

17. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05393 Rev. *A

Page 11 of 16

Share Link: