DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CDB5336 Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге
Компоненты Описание
производитель
CDB5336 Datasheet PDF : 34 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CS5336, CS5338, CS5339
Signal
Amplitude
Relative to
Full Scale
(dB)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130 0
Output Word Rate: 48 kHz
Full Scale: 7.3 Vp-p
S/(N+D): 85.41 dB
Dynamic Range: 95.41 dB
(dc to 20 kHz)
4
8
12
16
20
24
Input Frequency (kHz)
Figure 7. CS5336 FFT Plot with -10 dB, 1 kHz Input
Signal
Amplitude
Relative to
Full Scale
(dB)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130 0
Output Word Rate: 48 kHz
Full Scale: 7.3 Vp-p
S/(N+D): 16.09 dB
Dynamic Range: 96.09 dB
(dc to 20 kHz)
4
8
12
16
20
24
Input Frequency (kHz)
Figure 9. CS5336 FFT Plot with -80 dB, 1 kHz Input
DNL Tests
A Differential Non-Linearity test is also shown.
Here, the converter is presented with a linear ramp
signal. The resulting output codes are counted to
yield a number which is proportional to the
codewidth. A plot of codewidth versus code
graphically illustrates the uniformity of the
codewidths. Figure 11 shows the excellent Differ-
ential Non-Linearity of the CS5336. This plot
0
-10
-20
-30
-40
Signal
-50
Amplitude -60
Relative to -70
Full Scale -80
(dB)
-90
-100
-110
-120
-130 0
Output Word Rate: 48 kHz
Full Scale: 7.3 Vp-p
S/(N+D): 85.03 dB
Dynamic Range: 95.033 dB
(dc to 20 kHz)
4
8
12
16
20
24
Input Frequency (kHz)
Figure 8. CS5336 FFT Plot with -10 dB, 9 kHz Input
Signal
Amplitude
Relative to
Full Scale
(dB)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130 0
Output Word Rate: 48 kHz
Full Scale: 7.3 Vp-p
S/(N+D): 15.72 dB
Dynamic Range: 95.72 dB
(dc to 20 kHz)
4
8
12
16
20
24
Input Frequency (kHz)
Figure 10. CS5336 FFT Plot with -80 dB, 9 kHz Input
displays the worst case positive and negative er-
rors in each of 512 groups of 128 codes.
Codewidths typically are within ± 0.2 LSB’s of
ideal. A delta-sigma modulator based ADC has no
inherent mechanism for generating DNL errors.
The residual small deviations shown in Figure 11
are a result of noise. Nevertheless, the perform-
ance shown is extremely good, and is superior to
typical R-2R ladder based designs.
DS23F1
3-51

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]