CDP1802A Просмотр технического описания (PDF) - Intersil

Номер в каталоге

Компоненты Описание

производитель

CDP1802A

CMOS 8-Bit Microprocessors

Intersil 

CDP1802A, CDP1802AC, CDP1802BC

Machine Cycle Timing Waveforms (Propagation Delays Not Shown) (Continued)

INSTRUCTION

MRD

FETCH (S0)

MEMORY READ CYCLE

EXECUTE (S1)

MEMORY READ CYCLE

FETCH (S0)

MEMORY READ CYCLE

EXECUTE

MWR (HIGH)

MEMORY

OUTPUT

ALLOWABLE MEMORY ACCESS

VALID OUTPUT

“DON’T CARE” OR INTERNAL DELAYS

VALID

OUTPUT

HIGH IMPEDANCE STATE

FIGURE 8. MEMORY READ CYCLE TIMING WAVEFORMS

VALID

OUTPUT

INSTRUCTION

MRD

FETCH (S0)

MEMORY READ CYCLE

EXECUTE (S1)

MEMORY READ CYCLE

EXECUTE (S1)

MEMORY READ CYCLE

FETCH (S0)

MWR (HIGH)

MEMORY

OUTPUT

ALLOWABLE MEMORY ACCESS

VALID OUTPUT

“DON’T CARE” OR INTERNAL DELAYS

VALID OUTPUT

HIGH IMPEDANCE STATE

FIGURE 9. LONG BRANCH OR LONG SKIP CYCLE TIMING WAVEFORMS

VALID

OUTPUT

3-14

Share Link: