ADSP-2184BST-160 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

ADSP-2184BST-160

DSP Microcomputer

Analog Devices 

Parameter

IDMA Address Latch

Timing Requirements:

tIALP

Duration of Address Latch1, 2

tIASU

IAD15–0 Address Setup before Address Latch End2

tIAH

IAD15–0 Address Hold after Address Latch End2

tIKA

IACK Low before Start of Address Latch2, 3

tIALS

Start of Write or Read after Address Latch End2, 3

NOTES

1Start of Address Latch = IS Low and IAL High.

2End of Address Latch = IS High or IAL Low.

3Start of Write or Read = IS Low and IWR Low or IRD Low.

Min

10

5

3

0

3

IACK

IAL

IS

IAD 15–0

IRD OR

IWR

tIKA

tIALP

tIASU

tIAH

tIALS

Figure 15. IDMA Address Latch

ADSP-2184

Max

Unit

ns

ns

ns

ns

ns

REV. 0

–21–

Share Link: