ADM1030ARQ Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

ADM1030ARQ

Intelligent Temperature Monitor and PWM Fan Controller

Analog Devices 

ADM1030

Bit

<2:0>

<5:3>

<7:6>

Table XIX. Register 0x20 Fan Characteristics Register 1 Power-On Default = 5DH

Name

R/W

Description

Fan 1 Spin-up

Read/Write

PWM 1 Frequency Read/Write

Speed Range

Read/Write

These bits contain the Fan Spin-up time to allow the fan to overcome its own

inertia.

000 = 200 ms

001 = 400 ms

010 = 600 ms

011 = 800 ms

100 = 1 sec

101 = 2 secs (Default)

110 = 4 secs

111 = 8 secs

These bits allow programmability of the nominal PWM output frequency

driving the fan. (Default = 31 Hz.)

000 = 11.7 Hz

001 = 15.6 Hz

010 = 23.4 Hz

011 = 31.25 Hz (Default)

100 = 37.5 Hz

101 = 46.9 Hz

110 = 62.5 Hz

111 = 93.5 Hz

These bits contain the Speed Range, N.

00 = 1 (Fail Speed = 2647 RPM)

01 = 2 (Fail Speed = 1324 RPM)

10 = 4 (Fail Speed = 662 RPM)

11 = 8 (Fail Speed = 331 RPM)

Bit

<3:0>

<7:4>

Table XX. Register 0x22 Fan Speed Config Register Power-On Default = 05H

Name

R/W

Description

Normal/Min Spd 1 Read/Write

Unused

This nibble contains the normal speed value for the fan. When in Automatic

Fan Speed Control Mode, this nibble contains the minimum speed at which

the fan will run. Default is 0x05 for 33% PWM duty cycle. (See Table VII.)

Unused.

Bit

<7>

<6:5>

<4:2>

<1>

<0>

Table XXI. Register 0x23 Fan Filter Register Power-On Default = 50H

Name

R/W

Description

Spin-Up Disable

Ramp Rate

Read/Write

Read/Write

ADC Sample Rate Read/Write

Unused

Fan Filter En

Read/Write

Read/Write

When set to 1, disables fan spin-up.

These bits set the ramp rate for the PWM output.

00 = 1

01 = 2

10 = 4

11 = 8

These bits set the sampling rate for the ADC.

000 = 87.5 Hz 0.0625 Updates/sec

001 = 175 Hz 0.125 Updates/sec

010 = 350 Hz 0.25 Updates/sec

011 = 700 Hz 0.5 Updates/sec

100 = 1.4 kHz (Default) 1 Update/sec

101 = 2.8 kHz 2 Updates/sec

110 = 5.6 kHz 4 Updates/sec

111 = 11.2 kHz 8 Updates/sec

Unused.

Setting this bit to 1 enables filtering of the PWM_OUT signal.

–26–

REV. A

Share Link: