AD9444
Figure 62. CMOS Mode Evaluation Board Layout, Primary Side
Figure 65. CMOS Mode Evaluation Board Layout, Ground Plane 2
Figure 63. CMOS Mode Evaluation Board Layout, Secondary Side
Figure 66. CMOS Mode Evaluation Board Layout, Power Plane 1
Figure 64. CMOS Mode Evaluation Board Layout, Ground Plane 1
Figure 67. CMOS Mode Evaluation Board Layout, Power Plane 2
Rev. 0 | Page 35 of 40