February 2007
rev 1.1
Schematic for Notebook VGA Application
P1817A/B
60MHz to 175MHz pixel clock input
from VGA chip
0.1µF
FB
VDD
P1817
1 CLKIN
NC 8
2 VDD
SR0 7
3 VSS
SR1 6
4 ModOUT SSON 5
Pin 8 can be tied either high or low,
or it can be left unconnected.
Tie SR0 and SR1 high/low
according to spread range desired.
External resistors are not needed to
pull these pins high.
Pin 5 SSON should be left unconnected to turn on
spread spectrum. Pull this pin low to turn spread
spectrum OFF and enable stand-by mode.
Note: To set the P1817 to standby mode, disable the input clock (pin 1 CLKIN) and pull SSON (pin 5) low. Refer Standby Mode Selection
Table.
Low-Power Mobile VGA EMI Reduction IC
Notice: The information in this document is subject to change without notice.
4 of 10