MAX9268GCM/V Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге

Компоненты Описание

производитель

MAX9268GCM/V

Gigabit Multimedia Serial Link Deserializer with LVDS System Interface

Maxim Integrated 

Gigabit Multimedia Serial Link Deserializer

with LVDS System Interface

DC ELECTRICAL CHARACTERISTICS (continued)

(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω Q1% (differential), TA = -40NC to +105NC, unless otherwise noted.

Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25NC.)

PARAMETER

SYMBOL

CONDITIONS

I2C AND UART I/O, OPEN-DRAIN OUTPUTS (RX/SDA, TX/SCL, LOCK, ERR, GPIO_)

High-Level Input Voltage

VIH2

MIN

0.7 x

VIOVDD

Low-Level Input Voltage

VIL2

Input Current

IIN2

VIN = 0V to

VIOVDD (Note 2)

RX/SDA, TX/SCL

LOCK, ERR, GPIO_

Low-Level Output Voltage

VOL2

IOUT = 3mA

VIOVDD = 1.7V to 1.9V

VIOVDD = 3.0V to 3.6V

DIFFERENTIAL OUTPUT FOR REVERSE CONTROL CHANNEL (IN+, IN-)

-110

-80

Differential High Output Peak

Voltage, (VIN+) - (VIN-)

VROH

No high-speed data transmission

(Figure 1)

30

Differential Low Output Peak

Voltage, (VIN+) - (VIN-)

VROL

No high-speed data transmission

(Figure 1)

-60

DIFFERENTIAL INPUTS (IN+, IN-)

Differential High Input Threshold

(Peak) Voltage, (VIN+) - (VIN-)

VIDH(P)

Figure 2

Differential Low Input Threshold

(Peak) Voltage, (VIN+) - (VIN-)

VIDL(P) Figure 2

-90

Input Common-Mode Voltage

((VIN+) + (VIN-))/2

VCMR

1

Differential Input Resistance

(Internal)

RI

80

THREE-LEVEL LOGIC INPUTS (ADD0, ADD1)

High-Level Input Voltage

VIH

0.7 x

VIOVDD

Low-Level Input Voltage

VIL

TYP

40

-40

1.3

100

MAX UNITS

V

0.3 x

VIOVDD

V

+1

FA

+1

0.4

V

0.3

60

mV

-30

mV

90

mV

mV

1.6

V

130

I

V

0.3 x

VIOVDD

V

Mid-Level Input Current

ADD0 and ADD1 open or connected

IINM

to a driver with output in high impedance

-10

(Note 3)

+10

FA

Input Current

IIN

Input Clamp Voltage

VCL

LVDS OUTPUTS (TXOUT__, TXCLKOUT_)

Differential Output Voltage

VOD

Change in VOD Between

Complementary Output States

DVOD

Output Offset Voltage

VOS

Change in VOS Between

Complementary Output States

DVOS

ADD0 and ADD1 = high or low,

PWDN = high or low

ICL = -18mA

Figure 3

Figure 3

Figure 3

Figure 3

-150

250

1.125

+150

FA

-1.5

V

450

mV

25

mV

1.375

V

25

mV

_______________________________________________________________________________________   3

Share Link: