HM-6508/883 Просмотр технического описания (PDF) - Intersil
Номер в каталоге
Компоненты Описание
производитель
HM-6508/883 Datasheet PDF : 9 Pages
| |||
HM-6508/883
TABLE 2. HM-6508/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS
Device Guaranteed and 100% Tested
PARAMETER
SYMBOL
(NOTES 1, 2)
CONDITIONS
Chip Enable
Access Time
(1) TELQV VCC = 4.5 and
5.5V
Address Access
Time
(2) TAVQV VCC = 4.5 and
5.5V, Note 3
Chip Enable
Output Disable
Time
(3) TELQX VCC = 4.5 and
5.5V
Write Enable
Output Disable
Time
(4) TWLQZ VCC = 4.5 and
5.5V
Chip Enable
Output Disable
Time
(5) TEHQZ VCC = 4.5 and
5.5V
Chip Enable
Pulse Negative
Width
(6) TELEH VCC = 4.5 and
5.5V
Chip Enable
Pulse Positive
Width
(7) TEHEL VCC = 4.5 and
5.5V
Address Setup
Time
(8) TAVEL VCC = 4.5 and
5.5V
Address Hold
Time
(9) TELAX VCC = 4.5 and
5.5V
Data Setup Time (10) TDVWH VCC = 4.5 and
5.5V
Data Hold Time
(11) TWHDX VCC = 4.5 and
5.5V
Chip Enable
Write Pulse
Setup Time
(12) TWLEH VCC = 4.5 and
5.5V
Chip Enable
Write Pulse Hold
Time
(13) TELWH VCC = 4.5 and
5.5V
Write Enable
Pulse Width
(14) TWLWH VCC = 4.5 and
5.5V
Read or Write
Cycle Time
(15) TELEL VCC = 4.5 and
5.5V
GROUP A
SUB-
GROUPS
9, 10, 11
TEMPERATURE
-55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
9, 10, 11 -55oC ≤ TA ≤ +125oC
LIMITS
HM-6508B/883 HM-6508/883
MIN MAX MIN MAX UNITS
-
180
-
250
ns
-
180
-
250
ns
5
-
5
-
ns
-
120
-
160
ns
-
120
-
160
ns
180
-
250
-
ns
100
-
100
-
ns
0
-
0
-
ns
40
-
50
-
ns
80
-
110
-
ns
0
-
0
-
ns
100
-
130
-
ns
100
-
130
-
ns
100
-
130
-
ns
280
-
350
-
ns
NOTES:
1. All voltages referenced to device GND.
2. Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); input and output timing reference level: 1.5V; Output load:
1TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.
3. TAVQV = TELQV + TAVEL.
6-72
Share Link: 