DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

RTL8198 Просмотр технического описания (PDF) - Realtek Semiconductor

Номер в каталоге
Компоненты Описание
производитель
RTL8198 Datasheet PDF : 86 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Pin Name
P5_TXCTL
P5_TXD[7:0]
P5_RXC
P5_RXCTL
P5_RXD[7:0]
MD[15:0]
MA[13:0]
MCLK
MCLKE
MCS0#
MCS1#
BS[1:0]
RAS#
CAS#
WE#
LDQM
UDQM
MCLK
MCLKN
MCLKE
MCS0#
RTL8198
Datasheet
Pin No.
121
122, 123, 124, 126,
127, 128, 129, 130
133
143
134, 135, 136, 138,
139, 140, 141, 142
190, 189, 188, 187,
186, 185, 184, 183,
168, 169, 170, 171,
172, 173, 174, 175
149, 150, 151, 152,
154, 155, 156, 157,
158, 159, 160, 163,
164, 165
178
146
147
198
148, 149
194
195
196
161
193
178
179
146
147
Type Description
O Shared for (1) MII Mode (2) GMII/RGMII Mode (3) MII
PHY Mode.
For details see section 5.2.1 MAC Interface
MII/GMII/RGMII Mode Pin Sharing Mappings, page 15.
O Shared for (1) MII Mode (2) GMII/RGMII Mode (3) MII
PHY Mode.
For details see section 5.2.1 MAC Interface
MII/GMII/RGMII Mode Pin Sharing Mappings, page 15.
I Shared for (1) MII Mode (2) GMII/RGMII Mode (3) MII
PHY Mode.
For details see section 5.2.1 MAC Interface
MII/GMII/RGMII Mode Pin Sharing Mappings, page 15.
I Shared for (1) MII Mode (2) GMII/RGMII Mode (3) MII
PHY Mode.
For details see section 5.2.1 MAC Interface
MII/GMII/RGMII Mode Pin Sharing Mappings, page 15.
I Shared for (1) MII Mode (2) GMII/RGMII Mode (3) MII
PHY Mode.
For details see section 5.2.1 MAC Interface
MII/GMII/RGMII Mode Pin Sharing Mappings, page 15.
Memory Interface
I/O Data for DDR DRAM and SDR DRAM.
O Address for DDR DRAM and SDR DRAM
SDR DRAM Control
O SDR DRAM Clock.
O SDR DRAM Clock Enable.
O SDR DRAM Chip Select 0.
O SDR DRAM Chip Select 1.
O SDR DRAM Chip Bank Select [1:0].
O Raw Address Strobe (RAS#) for SDR DRAM.
O Column Address Strobe for SDR DRAM.
O Write Enable for SDR DRAM.
O Lower Data Mask Output to SDR DRAM.
Corresponds to D[7:0]
O Upper Data Mask Output to SDR DRAM.
Corresponds to D[15:8]
DDR DRAM Control
O DDR DRAM Differential Clock.
O DDR DRAM Differential Clock.
O DDR DRAM Clock Enable.
O DDR DRAM Chip Select 0.
IEEE 802.11n Gigabit Ethernet AP/Router Network Processor
9
Track ID: JATR-2265-11 Rev. 0.91

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]