

ST72324xx-Auto

Not recommended for new design

8-bit MCU for automotive, 3.8 to 5.5V operating range with 8 to 32 Kbyte Flash, 10-bit ADC, 4 timers, SPI, SCI

Features

Memories

- 8 to 32 Kbyte dual voltage High Density Flash (HDFlash) with readout protection capability. In-application programming and In-circuit programming for HDFlash devices
- 384 bytes to 1 Kbyte RAM
- HDFlash endurance: 100 cycles, data retention 20 years

Clock, reset and supply management

- Enhanced low voltage supervisor (LVD) with programmable reset thresholds and auxiliary voltage detector (AVD) with interrupt capability
- Clock sources: crystal/ceramic resonator oscillators, internal RC oscillator and external clock input
- PLL for 2x frequency multiplication
- 4 power saving modes: Slow, Wait, Active Halt, and Halt

Interrupt management

- Nested interrupt controller
- 10 interrupt vectors plus TRAP and RESET
- 9/6 external interrupt lines (on 4 vectors)

Up to 32 10 ports

- 22/24 multifunctional bidirectional I/O lines
- 22/17 alternate function lines
- 12/10 high sink outputs

LQFP44 10 x 10 LQFP32 7 x i

4 timers

- Main clock controller with Beal-time base, Beep and Clock-cut capabilities
- Configurable wat :hdog timer
- 16-bit Tin a A with 1 input capture, 1 output compare, external clock input, PWM and pulse generator modes
- 16-bit Timer B with 2 input captures, 2 output compares, PWM and pulse generator modes

2 communication interfaces

- SPI synchronous serial interface
- SCI asynchronous serial interface

1 analog peripheral (low current coupling)

10-bit ADC with up to 12 input ports

Instruction set

- 8-bit data manipulation
- 63 basic instructions
- 17 main addressing modes
- 8 x 8 Unsigned Multiply Instruction

Development tools

■ Full HW/SW development pkg, ICT capability

	ie Sammary				
Device	Memory	RAM (stack)	Voltage range	Temperature range	Package
ST72324K2-Auto	Flash 8 Kbytes	384 (256) bytes		-40 to 85°C	
ST72324K4-Auto	Flash 16 Kbytes	512 (256) bytes		-40 10 65 C	LQFP32 7x7
ST72324K6-Auto	Flash 32 Kbytes	1024 (256) bytes	3.8 to 5.5V	-40 to 85°C/-40 to 125°C	1.11
ST72324J2-Auto	Flash 8 Kbytes	384 (256) bytes	3.8 10 5.5 V	-40 to 85°C	
ST72324J4-Auto	Flash 16 Kbytes	512 (256) bytes		-40 10 85 °C	LQFP44 10x10
ST72324J6-Auto	Flash 32 Kbytes	1024 (256) bytes		-40 to 85°C/-40 to 125°C	10/10

Table 1. Device summary

Doc ID 13841 Rev 1

1/193

This is information on a product still in production but not recommended for new designs.

Contents

1	Desc	ription .		14			
2	Pin d	Pin description					
3	Regis	ster and	memory map	19			
4	Flash	n progra	m memory	23			
	4.1	Introduc	ction	23			
	4.2	Main fe	atures	23			
	4.3	Structu		23			
		4.3.1		. 24			
	4.4	ICC inte		25			
	4.5	ICP (in-	circuit programming)	26			
	4.6	IAP (in-	application programming)	26			
	4.7	Related	I documentation	26			
		4.7.1	Flash Control/Status Register (FCSR)	. 26			
			16)				
F	Cont	ral proo	poping unit (CDU)	27			
5		-	essing unit (CPU)				
5	5.1	Introduc	vion	27			
5	5.1 5.2	Introduc Main fe	tionatures	27 27			
5	5.1	Introduc Main fe CPU re	tionatures	27 27 27			
5	5.1 5.2	Introduc Main fo CPU re 5.3.1	tionatures	27 27 27 . 28			
5	5.1 5.2	Introduc Main fe CPU re 5.3.1 5.3.2	atures	27 27 27 . 28 . 28			
5	5.1 5.2	Introduc Main fo CPU re 5.3.1	tion atures	27 27 27 . 28 . 28 . 28			
5)05016	5.1 5.2	Introduc Main fe CPU re 5.3.1 5.3.2 5.3.3	atures	27 27 27 . 28 . 28 . 28 . 28			
5)050 6	5.1 5.2 5.3	Introduc Main fe CPU re 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5	tion atures gisters	27 27 27 28 28 28 28 28 30			
bsolf	5.1 5.2 5.3	Introduc Main fe CPU re 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5	tion	27 27 27 28 28 28 28 28 28 30 32			
bsolf	5.1 5.2 5.3 Supp	Introduce Main for CPU re 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 bly, reset Introduce	tion atures	27 27 28 28 28 28 28 30 32 32			
bsolf	5.1 5.2 5.3 Supp 6.1	Introduce Main fe CPU re 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Ily, reset Introduce PLL (ph	tion atures gisters Accumulator (A) Index registers (X and Y) Program counter (PC) Condition Code register (CC) Stack Pointer register (SP) t and clock management ction	27 27 27 28 28 28 28 28 30 32 32 32			
bsolf	5.1 5.2 5.3 Supp 6.1 6.2	Introduce Main fe CPU re 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Ily, reset Introduce PLL (ph	tion	27 27 28 28 28 28 28 28 30 32 32 32 33			

Doc ID 13841 Rev 1



		6.3.3	Internal RC oscillator
	6.4	Reset se	equence manager (RSM) 35
		6.4.1	Introduction
		6.4.2	Asynchronous external RESET pin
	6.5	System	integrity management (SI) 37
		6.5.1	LVD (low voltage detector)
		6.5.2	AVD (auxiliary voltage detector)
		6.5.3	Low power modes
		6.5.4	Interrupts
	6.6	SI regist	ters
		6.6.1	System integrity (SI) control/status register (SICSR) 40
_			- 400
7	Interr	upts	42
	7.1	Introduc	auon
	7.2	Masking	and processing flow 42
		7.2.1	Servicing pending interrupts
		7.2.2	Different interrupt vector sources
		7.2.3	Non-maskable sources
		7.2.4	Maskable sources
	7.3	Interrup	ts and low power modes
	7.4		ent and nested management 45
	7.5	Interrupt	t egisters
	<	7.5.1	CPU CC register interrupt bits
	×C	7.5.2	Interrupt software priority registers (ISPRx)
~	7.3	Externa	l interrupts
SO		7.6.1	I/O port interrupt sensitivity
05		7.6.2	External interrupt control register (EICR)
8	Powe	r saving	ı modes
	8.1	Introduc	tion
	8.2	Slow mo	bde
	8.3	Wait mo	de
	8.4	Active H	alt and Halt modes
		8.4.1	Active Halt mode
		8.4.2	Halt mode



9	I/O po	orts		59
	9.1	Introduo	ntion	59
	9.2	Functio	nal description	59
		9.2.1	Input modes	. 59
		9.2.2	Output modes	. 60
		9.2.3	Alternate functions	. 60
	9.3	I/O port	implementation	63
	9.4	Low po	wer modes	63
	9.5	Interrup	ts	63
		9.5.1	I/O port implementation	
10	On-cl	hip peri	pherals	66
	10.1	Watchd	og timer (WDG)	66
		10.1.1	Introduction	. 66
		10.1.2		
		10.1.3	Functional description	. 66
		10.1.4	How to program the Waterideg timeout	
		10.1.5	Low power modes	. 69
		10.1.6	Hardware Watchdog option	. 69
		10.1.7	Using Holt mode with the WDG (WDGHALT option)	
		10.1.8	Interrupts	
		10.1.9	Control register (WDGCR)	. 70
	10.2		ock controller with real-time clock and beeper (MCC/RTC)	
	xC	10.2.1	Programmable CPU clock prescaler	
	3	10.2.2	Clock-out capability	
SU		10.2.3	Real-time clock (RTC) timer	
70-		10.2.4	Beeper	
		10.2.5	Low power modes	
		10.2.6		
		10.2.7	MCC registers	
	10.3			
		10.3.1		
		10.3.2	Main features	
		10.3.3	Functional description	
		10.3.4 10.3.5	Low power modes	
		10.0.0	паснира	. 03



57

		10.3.6	Summary of timer modes	. 90
		10.3.7	16-bit timer registers	. 90
	10.4	Serial p	eripheral interface (SPI)	97
		10.4.1	Introduction	. 97
		10.4.2	Main features	. 98
		10.4.3	General description	. 98
		10.4.4	Clock phase and clock polarity	103
		10.4.5	Error flags	104
		10.4.6	Low power modes	106
		10.4.7	Interrupts	106
		10.4.8	SPI registers	
	10.5	Serial c	ommunications interface (SCI) 1	111
		10.5.1	Introduction	111
		10.5.2	Main features	
		10.5.3	General description	112
		10.5.4	Functional description	
		10.5.5	Low power modes	
		10.5.6	Interrupts	123
		10.5.7	SCI registers	123
	10.6	10-bit A	/D converter (ADC) 1	132
		10.6.1	Introduction	132
		10.6.2	Viain features	132
		10 8.3	Functional description	133
		10.6.4	Low power modes	134
	26	10.6.5	Interrupts	134
~O ^V	0	10.6.6	ADC registers	134
05	Instri	uction s	et	37
0	11.1		dressing modes	
		11.1.1	Inherent	
		11.1.2	Immediate	
		11.1.3	Direct	
		11.1.4	Indexed (no offset, short, long)	139
		11.1.5	Indirect (short, long)	
		11.1.6	Indirect indexed (short, long)	
		11.1.7	Relative mode (direct, indirect)	
	11.2	Instructi	on groups	141
			- ·	

12	Electr	rical cha	aracteristics	146
	12.1	Parame	ter conditions	146
		12.1.1	Minimum and maximum values	. 146
		12.1.2	Typical values	. 146
		12.1.3	Typical curves	. 146
		12.1.4	Loading capacitor	. 146
		12.1.5	Pin input voltage	. 147
	12.2	Absolut	e maximum ratings	147
		12.2.1	Voltage characteristics	. 147
		12.2.2	Current characteristics	. 148
		12.2.3	Thermal characteristics	. 148
	12.3	Operati	ng conditions	149
	12.4	LVD/AV	D characteristics	150
		12.4.1	Operating conditions with LVD	
		12.4.2	Auxiliary voltage detector (AVD) thresholds	
	12.5	Supply	current characteristics	151
		12.5.1	Flash current consumption	. 151
		12.5.2	Supply and clock managers	. 153
		12.5.3	On-chip peripherals	. 153
	12.6	Clock a	nd timing characteristics	154
		12.6.1	General timings	. 154
		12.6 2	External clock source	. 154
	<	12.3.3	Crystal and ceramic resonator oscillators	. 155
	× 0,	i2.6.4	RC oscillators	. 156
16		12.6.5	PLL characteristics	. 156
, c0'	12.7	Memory	characteristics	157
10-		12.7.1	RAM and hardware registers	. 157
		12.7.2	Flash memory	. 157
	12.8	EMC ch	aracteristics	159
		12.8.1	Functional electromagnetic susceptibility (EMS)	. 159
		12.8.2	Electromagnetic interference (EMI)	. 160
		12.8.3	Absolute maximum ratings (electrical sensitivity)	. 160
	12.9	I/O port	pin characteristics	162
		12.9.1	General characteristics	. 162
		12.9.2	Output driving current	. 163
	12.10	Control	pin characteristics	166

Doc ID 13841 Rev 1



		12.10.1	Asynchronous RESET pin10	66
		12.10.2	ICCSEL/VPP pin10	68
	12.11	Timer pe	eripheral characteristics 16	68
		12.11.1	16-bit timer	68
	12.12	Commur	nication interface characteristics 16	69
		12.12.1	Serial peripheral interface (SPI) 10	69
	12.13	10-bit Al	DC characteristics 17	71
		12.13.1	Analog power supply and reference pins1	72
		12.13.2	General PCB design guidelines1	73
		12.13.3	ADC accuracy	74
13	Packa	age char	acteristics	75
	13.1	LQFP44	package characteristics	75
	13.2			
	13.3	Thermal	characteristics	77
	13.4	Ecopack	information	77
	13.5	Packagir	ng for automatic handling 17	77
14	Devic	e config	uration and ordering information	78
14	Devic 14.1	-	uration and ordering information 17 vice configuration 17	
14		Flash de	16	78
14		Flash de	vice configuration 17	78 81
14	14.1	Flash de 14.1.1 Fastaco	vice configuration	78 81 82
14	14.1 14.2	Flash de 14.1.1 Fastaco Develope	vice configuration 12 Flash ordering information 14 I device ordering information and transfer of customer code 18	78 81 82 84
	14.1 14.2	Flash de 14.1.1 FastROM Develope 14.3.1	vice configuration	78 81 82 84 84
	14.1 14.2	Flash de 14.1.1 FastROM Develope 14.3.1	vice configuration 17 Flase ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18	78 81 82 84 84 84
14	14.1 14.2	Flash de 14.1.1 FastRCM Develope 14.3.1 14.3.2	vice configuration 17 Flase ordering information 18 I device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18	78 81 82 84 84 84 84
	14.1 14.2	Flash de 14.1.1 FastRCM Developt 14.3.1 14.3.2 14.3.3	vice cor.figuration 17 Flase ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18	78 81 82 84 84 84 84 84
	14.1 14.2	Flash de 14.1.1 FastRCM Develope 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5	vice cor figuration 17 Flase ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18	78 81 82 84 84 84 84 84 85
	14.1 14.2 14.3	Flash de 14.1.1 FastRCM Develope 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 app	vice cor.figuration 17 Flase ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18	78 81 82 84 84 84 84 85 85
010501F	14.1 14.2 14.3	Flash de 14.1.1 FastRCM Develope 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 app	vice cor.figuration 17 Flase ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18 Itication notes 18	78 81 82 84 84 84 84 84 85 85 85
010501F	14.1 14.2 14.3 14.4 Know	Flash de 14.1.1 FastROM Develope 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 app n limitat Safe cor	vice cor.figuration 17 Flase ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Socket and emulator adapter information 18 Itication notes 18 tions 18	78 81 82 84 84 84 84 85 85 86 86
010501F	 14.1 14.2 14.3 14.4 Know 15.1 	Flash de 14.1.1 FastROM Develope 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 app n limitat Safe con External	vice configuration 17 Flass ordering information 18 A device ordering information and transfer of customer code 18 ment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18 tions 18 tions 18 tions 18 nection of OSC1/OSC2 pins 18	78 81 82 84 84 84 84 85 85 85 86 86



(

	15.5	16-bit timer PWM mode 189
	15.6	TIMD set simultaneously with OC interrupt 189
	15.7	SCI wrong break duration 190
	15.8	Negative current injection on pin PB0 190
16	Impo	ortant notes
	16.1	Reset pin logic levels 191
	16.2	Wake-Up from Active Halt mode using external interrupts
	16.3	PLL jitter
	16.4	Active Halt power consumption
	16.5	Timer A registers
17	Revi	sion history
00501	ete	16-bit timer PWM mode 189 TIMD set simultaneously with OC interrupt 189 SCI wrong break duration 190 Negative current injection on pin PB0 190 ortant notes 191 Reset pin logic levels 191 Wake-Up from Active Halt mode using external interrupts 191 PLL jitter 191 Active Halt power consumption 191 Timer A registers 191 sion history 192



List of tables

Table 1.	Device summary	1
Table 2.	Device pin description.	. 16
Table 3.	Hardware register map	. 19
Table 4.	Sectors available in Flash devices	. 23
Table 5.	Flash control/status register address and reset value	. 26
Table 6.	Arithmetic management bits	
Table 7.	Software interrupt bits	. 29
Table 8.	Interrupt software priority selection	
Table 9.	ST7 clock sources	
Table 10.	Effect of low power modes on SI	. 39
Table 11.	Effect of low power modes on SI	. 39
Table 12.	SICSR register description	. 40
Table 13.	Reset source flags	40
Table 14.	Interrupt software priority levels	43
Table 15.	CPU CC register interrupt bits description	46
Table 16.	Interrupt software priority levels	46
Table 17.	ISPBx interrupt vector correspondence	47
Table 18.	Dedicated interrupt instruction set	. 47
Table 19.	ISPRx interrupt vector correspondence	50
Table 19.		. 50
Table 20. Table 21.	Interrupt sensitivity - ei0	. 50
		. 01
Table 22.		. 51
Table 23.	Interrupt sensitivity - en	. 51
Table 24.	Nested interrupts register map and reset values	. 51
Table 25.		. 52
Table 26.	MCC/RTC low power mode selection	
Table 27.	DR register value and output pin status	
Table 28.	I/O port mode cotions	
Table 29.	I/O port oc if.gu rations	
Table 30.	Effect of low power modes on I/O ports	
Table 31.	I/C port interrupt control/wake-up capability	
Table 32.	Fort configuration	
Table 33.	//O port register map and reset values	
Table 34.	Effect of lower power modes on Watchdog	
Tahlo 35.	WDGCR register description	
Table 36.	Watchdog timer register map and reset values	
Table 37.	Effect of low power modes on MCC/RTC	. 72
Table 38.	MCC/RTC interrupt control/wake-up capability	. 72
Table 39.	MCCSR register description	. 72
Table 40.	Time base selection	. 73
Table 41.	MCCBCR register description.	. 74
Table 42.	Beep frequency selection	
Table 43.	Main clock controller register map and reset values.	
Table 44.	Input capture byte distribution.	
Table 45.	Output compare byte distribution	
Table 46.	Effect of low power modes on 16-bit timer	
Table 47.	16-bit timer interrupt control/wake-up capability	
Table 48.	Summary of timer modes	



Table 49.	CR1 register description	90
Table 50.	CR2 register description	
Table 51.	CSR register description.	
Table 52.	16-bit timer register map and reset values	
Table 53.	Effect of low power modes on SPI	
Table 54.	SPI interrupt control/wake-up capability	
Table 55.	SPICR register description	
Table 56.	SPI master mode SCK frequency.	
Table 57.	SPICSR register description	
Table 58.	SPI register map and reset values	
Table 50.	Frame formats	
Table 60.	Effect of low power modes on SCI	
Table 61.	SCI interrupt control/wake-up capability	
Table 61.	SCISR register description	
Table 62.	SCICR1 register description	
	-	
Table 64.	SCICR2 register description	
Table 65.	SCIBRR register description	
Table 66.	SCIERPR register description	129
Table 67.	SCIETPR register description	130
Table 68.	Baud rate selection	
Table 69.	SCI register map and reset values	131
Table 70.	Effect of low power modes on ADC	134
Table 71.	ADCCSR register description	134
Table 72.	ADCDRH register description	135
Table 73.	ADCDRL register description	136
Table 74.	ADC register map and reset values	136
Table 75.	Addressing mode groups	
Table 76.	CPU addressing mode overview	
Table 77.	Inherent instructions	
Table 78.	Immediate instruction	139
Table 79.	Instructions suproving direct, indexed, indirect and indirect indexed addressing modes	140
Table 80.	Relative direct and indirect instructions and functions	141
Table 81.	Instruction groups	141
Table 82.	Instruction set overview	144
Table 83.	Voltage characteristics	147
Table 84.	Current characteristics	148
Table S5.	Thermal characteristics.	148
Table 28.	Operating conditions	
Table 87.	Operating conditions with LVD	
Table 88.	AVD thresholds	
Table 89.	Flash current consumption	
Table 90.	Oscillators, PLL and LVD current consumption	
Table 91.	On-chip peripherals current consumption	
Table 92.	General timings.	
Table 93.	External clock source	
Table 94.	Crystal and ceramic resonator oscillators.	
Table 94.	OSCRANGE selection for typical resonators	
Table 95.	RC oscillators	
Table 90. Table 97.	PLL characteristics	
Table 97. Table 98.	RAM and hardware registers	
Table 98. Table 99.	Dual voltage HDFlash memory	
Table 99. Table 100.	EMS test results	
1 aute 100.	LIVIO ICOL ICOUILO	100



Table 101.	EMI emissions	160
Table 102.	Absolute maximum ratings	161
Table 103.	Electrical sensitivities	161
Table 104.	General characteristics	162
Table 105.	Output driving current	163
Table 106.	Asynchronous RESET pin	166
Table 107.	ICCSEL/V _{PP} pin	168
Table 108.	16-bit timer	168
Table 109.	SPI characteristics	169
Table 110.	10-bit ADC characteristics	171
Table 111.	ADC accuracy	174
Table 112.	44-pin low profile quad flat package mechanical data	175
Table 113.	32-pin low profile quad flat package mechanical data	176
Table 114.	Thermal characteristics	177
Table 115.	Flash option bytes.	178
Table 116.	Option byte 0 bit description	178
Table 117.	Option byte 1 bit description	179
Table 118.	Package selection (OPT7)	180
Table 119.	STMicroelectronics development tools	185
Table 120.	Suggested list of socket types	185
Table 121.	Document revision history	192
	Asynchronous HESET pin ICCSEL/V _{PP} pin 16-bit timer SPI characteristics ADC characteristics ADC accuracy. 44-pin low profile quad flat package mechanical data 32-pin low profile quad flat package mechanical data Thermal characteristics Flash option bytes. Option byte 0 bit description Option byte 1 bit description Package selection (OPT7) STMicroelectronics development tools. Suggested list of socket types Document revision history	
obsole	ste '	



List of figures

Figure 1.	Device block diagram	14
Figure 2.	44-pin LQFP package pinout	15
Figure 3.	32-pin LQFP package pinout	15
Figure 4.	Memory map	19
Figure 5.	Memory map and sector address	
Figure 6.	Typical ICC interface	25
Figure 7.	CPU registers	
Figure 8.	Stack manipulation example	
Figure 9.	PLL block diagram	
Figure 10.	Clock, reset and supply block diagram	
Figure 11.	Reset sequence phases	
Figure 12.	Reset block diagram	
Figure 13.	RESET sequences	
Figure 14.	Low voltage detector vs reset	
Figure 15.	Using the AVD to monitor V_{DD}	39
Figure 16.	Interrupt processing flowchart	43
Figure 17.	Priority decision process flowchart	43
Figure 18.	Concurrent interrunt management	45
Figure 19.	Concurrent interrupt management	46
Figure 20.	External interrupt control bits	
Figure 21.	Power saving mode transitions.	
Figure 22.	Slow mode clock transitions	55
Figure 23.		
-	Wait mode flowchart Active Halt timing overview.	
Figure 24.	Active Halt mode flowchait	
Figure 25.		
Figure 26.	HALT timing overview	
Figure 27.	Halt mode flowcinart	
Figure 28.	I/O port general block diagram	
Figure 29.	Interrupt I/O port state transitions	
Figure 30.	Watch log block diagram	
Figure 31.	Arp oximate timeout duration.	
Figure 32.	Exact timeout duration (t _{min} and t _{max}).	
Figure 35	Main clock controller (MCC/RTC) block diagram	
Fig'are 3/a	Timer block diagram	
¹ -เรนะอ 35.	16-bit read sequence	
Figure 36.	Counter timing diagram, internal clock divided by 2	
Figure 37.	Counter timing diagram, internal clock divided by 4	
Figure 38.	Counter timing diagram, internal clock divided by 8	
Figure 39.	Input capture block diagram	
Figure 40.	Input capture timing diagram	
Figure 41.	Output compare block diagram	
Figure 42.	Output compare timing diagram, $f_{TIMER} = f_{CPU}/2$	
Figure 43.	Output compare timing diagram, $f_{TIMER} = f_{CPU}/4$	84
Figure 44.	One pulse mode cycle	85
Figure 45.	One Pulse mode timing example(1)	
Figure 46.	Pulse width modulation mode timing example with two output compare functions(1) \dots	
Figure 47.	Pulse width modulation cycle	88
Figure 48.	Serial peripheral interface block diagram	99



Figure 49.	Single master/single slave application	100
Figure 50.	Generic SS timing diagram	101
Figure 51.	Hardware/software slave select management	101
Figure 52.	Data clock timing diagram(1)	103
Figure 53.	Clearing the WCOL bit (Write Collision flag) software sequence	
Figure 54.	Single master/multiple slave configuration	
Figure 55.	SCI block diagram	
Figure 56.	Word length programming	
Figure 57.	SCI baud rate and extended prescaler block diagram	
Figure 58.	Bit sampling in Reception mode	
Figure 59.	ADC block diagram.	
Figure 60.	Pin loading conditions.	
Figure 61.	Pin input voltage	
•	f_{CPU} max versus V_{DD}	
Figure 62.		
Figure 63.	Typical IDD in Run mode	
Figure 64.	Typical IDD in Wait mode	
Figure 65.	Typical IDD in Slow mode.	
Figure 66.	Typ. IDD in Slow Wait mode	
Figure 67.	Typical application with an external clock source	
Figure 68.	Typical application with a crystal or ceramic resonator.	
Figure 69.	Typical f _{OSC(RCINT)} vs T _A	156
Figure 70.	Integrated PLL jitter vs signal frequency(1)	157
Figure 71.	Unused I/O pins configured as input(1)	163
Figure 72.	Typical I_{PU} vs. V_{DD} with $V_{IN} = V_{SS}$. Typical V_{OL} at $V_{DD} = 5V$ (standard pc.is).	163
Figure 73.	Typical V _{OL} at V _{DD} = 5V (standard ports).	164
Figure 74.	Typical V _{OL} at V _{DD} = 5V (high-sink purts)	164
Figure 75.	Typical V_{OH} at V_{DD} = 5V	
Figure 76.	Typical V _{OL} vs. V _{DD} (standard ports)	
Figure 77.	Typical V _{OL} vs. V _{DD} (high sink ports)	
Figure 78.	Typical V_{OH} vs. V_{DD}	
Figure 79.	RESET pin protention when LVD is enabled(1)(2)(3)(4)(5)(6)(7)	
Figure 80.	RESET pin protection when LVD is disabled(1)(2)(3)(4)	
Figure 81.	Two typical applications with ICCSEL/V _{PP} pin(1)	
Figure 82.	SPI sla \cdot e timing diagram with CPHA = 0(1)	
Figure 83.	SF' slave timing diagram with CPHA = $1(1)$	170
Figure 84.	SPI master timing diagram(1)	171
Figure 25.	R_{AIN} max. vs f _{ADC} with $C_{AIN} = 0$ pF	
Figure 35.	Recommended C _{AIN} and R _{AIN} values.	172
Figure 87.	Typical A/D converter application	
	Power supply filtering	
Figure 88.		
Figure 89.	ADC accuracy characteristics	
Figure 90.	44-pin low profile quad flat package outline	
Figure 91.	32-pin low profile quad flat package outline	
Figure 92.	pin 1 orientation in tape and reel conditioning	
Figure 93.	ST72F324xx-Auto Flash commercial product structure	
Figure 94.	ST72P324xx-Auto FastROM commercial product structure	182



1 Description

The ST72324xx-Auto devices are members of the ST7 microcontroller family designed for mid-range automotive applications running from 3.8 to 5.5V. Different package options offer up to 32 I/O pins.

All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set and are available with Flash memory. The ST7 family architecture offers both power and flexibility to software developers, enabling the design of highly efficient and compact application code.

The on-chip peripherals include an A/D converter, two general purpose timers, an SPI interface and an SCI interface. For power economy, the microcontroller can switch dynamically into, Slow, Wait, Active Halt or Halt mode when the application is in idle or stand-by state.




Figure 1. Device block diagram


Typical applications include

- all types of car body applications such as window lift, DC motor control, rain sensors
- safety microcontroller in airbag and engine management applications
- auxiliary functions in car radios

Doc ID 13841 Rev 1



2 Pin description



See *Section 12: Electrical characteristics on page 146* for external pin connection guidelines.



Doc ID 13841 Rev 1

Refer to *Section 9: I/O ports on page 59* for more details on the software configuration of the I/O ports.

The reset configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

	Pin				Le	vel			Po	ort					
	No.			ЭС		Input			Out	put	Main function Alternate functio		6		
	LQFP44	LQFP32	Name	Type	Input	Output	float	ndw	int	ana	ao	ЬЬ	(after reset)	Alternate	tunction
	6	30	PB4 (HS)	I/O	C_T	HS	X	ei	3		Х	Х	Port B4		SI
	7	31	PD0/AIN0	I/O	C_T		X	Х		Х	Х	Х	Port D0	ADC ara og	input 0
	8	32	PD1/AIN1	I/O	C_T		X	Х		Х	Х	Х	Port D1	AF/C analog	input 1
	9	_(1)	PD2/AIN2	I/O	C_T		X	Х		Х	Х	Х	Port D?	∆טC analog	input 2
	10	_(1)	PD3/AIN3	I/O	C_T		X	Х		Х	Х	х	Port 23	ADC analog	input 3
	11	_(1)	PD4/AIN4	I/O	C_T		X	Х		Х	Х	X	റാrt D4	ADC analog	input 4
	12	_(1)	PD5/AIN5	I/O	C_T		X	Х		Х	3	X	Port D5	ADC analog	input 5
	13	1	V _{AREF} ⁽²⁾	S					Ś	5			Analog ref	erence voltag	e for ADC
	14	2	V _{SSA} ⁽²⁾	S					\mathcal{D}				Analog gro	ound voltage	
	15	3	PF0/MCO/AIN8	I/O	CT	C	X	ei	1	х	х	х	Port F0	Main clock out (f _{CPU})	ADC analog input 8
	16	4	PF1 (HS)/BEEP	I/O	GT	HS.	X	ei	1		Х	Х	Port F1	Beep signal	output
	17	_(1)	PF2 (HS)	5	Ст	HS	X	ei	1		Х	Х	Port F2		
	18	5	PF4/OCMP1_A	1/0	C _T		x	х		х	х	х	Port F4	Timer A output compare 1	ADC analog Input 10
	19	6	PFC (HS)/ICAP1_A	I/O	C_{T}	HS	X	Х			Х	Х	Port F6	Timer A inpu	it capture 1
	20	Ś	PF7 (HS)/EXTCLK_A	I/O	CT	HS	x	х			х	х	Port F7	Timer A exte source	ernal clock
	21	-	V _{DD_0} ⁽²⁾	S									Digital mai	n supply volta	age
Ī	22	-	V _{SS_0} ⁽²⁾	S									Digital gro	und voltage	
	23	8	PC0/OCMP2_B /AIN12	I/O	С _Т		x	х		x	х	х	Port C0	Timer B output compare 2	ADC analog input 12
	24	9	PC1/OCMP1_B /AIN13	I/O	CT		x	х		x	х	х	Port C1	Timer B output compare 1	ADC analog input 13
	25	10	PC2 (HS)/ICAP2_B	I/O	C_T	HS	X	Х			Х	Х	Port C2	Timer B inpu	it capture 2
	26	11	PC3 (HS)/ICAP1_B	I/O	C_T	HS	X	Х			Х	Х	Port C3	Timer B inpu	it capture 1

Table 2.Device pin description



Γ	Pin				Le	vel	Port								
	N	0.		ЭС		L.		Inp	out		Out	tput	Main function	A 14	6
	LQFP44	LQFP32	Name	Type	Input	Output	float	ndm	int	ana	8	ЧЧ	(after reset)	Alternate function	
	27	12	PC4/MISO/ICCDATA	I/O	CT		x	х			x	x	Port C4	SPI master in/slave out data	ICC data input
	28	13	PC5/MOSI/AIN14	I/O	CT		x	х		х	x	х	Port C5	SPI master out/slave in data	ADC analog input 1 1
	29	14	PC6/SCK/ICCCLK	I/O	CT		x	х			х	х	Port C6	SPI seria ^j clock	ଏଠି clock output
	30	15	PC7/SS/AIN15	I/O	CT		x	х		х	x	х	Port C7	Sciect (active low)	ADC analog input 15
	31	16	PA3 (HS)	I/O	C_T	HS	X		ei0		Х	×.	Fort A3		
	32	-	V _{DD_1} ⁽²⁾	S									Digital main supply voltage		
	33	-	V _{SS_1} ⁽²⁾	S						S			Digital ground voltage		
	34	17	PA4 (HS)	I/O	C_T	HS	Χ	У		2	Х	Х	Port A4		
	35	_(1)	PA5 (HS)	I/O	C_{T}	HS	X	X			Х	Х	Port A5		
Ī	36	18	PA6 (HS)	I/O	C _T	Нs	Х				Т		Port A6		
Ī	37	19	PA7 (HS)	I/O	GT	нS	X				Т		Port A7		
	38	20	V _{PP} /ICCSEL										Must be tied low. In the Flash programming mode, this pin acts as the programming voltage input V _{PP} See Section 12.10.2 for more details.		
Ī	39	21	REST	I/O	CT								Top priority	y non-maskab	le interrupt
	40	22	1 _{50_2} ⁽²⁾	S									Digital gro	und voltage	
	41	2'5	OSC2 ⁽³⁾	0									Resonator	oscillator inve	erter output
	42	24	OSC1 ⁽³⁾	I										ock input or r	esonator
	43	25	V _{DD_2} ⁽²⁾	S									Digital mai	n supply volta	ige
	44	26	PE0/TDO	I/O	C_{T}		X	Х			Х	Х	Port E0	SCI transmit	data out
ľ	1	27	PE1/RDI	I/O	C_{T}		X	Х			Х	Х	Port E1	SCI receive	data in
	2	28	PB0	I/O	CT		x	е	i2		x	х	Port B0	Caution: Ne current inject allowed on th	tion not
	3	_(1)	PB1	I/O	C_{T}		X	е	i2		Х	Х	Port B1		
	4	_(1)	PB2	I/O	C_{T}		X	е	i2		Х	Х	Port B2		
	5	29	PB3	I/O	C_T		Х		ei2		Х	Х	Port B3		

Table 2. Device pin description (continued)



Pin description

- On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after 1. reset. The configuration of these pads must be kept at reset state to avoid added current consumption.
- 2. It is mandatory to connect all available V_{DD} and V_{AREF} pins to the supply voltage and all V_{SS} and V_{SSA} pins to ground.
- OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see 3. Section 12.6: Clock and timing characteristics for more details.
- 4. For details refer to Section 12.9.1 on page 162.

Legend / Abbreviations for Table 2:

Type: Input level: In/Output level:	I = input, O = output, S = supply A = Dedicated analog input C = CMOS $0.3V_{DD}/0.7_{DD}$ C _T = CMOS $0.3V_{DD}/0.7_{DD}$ with input trigger
Output level:	HS = 20mA high sink (on N-buffer only)
Port and control	
Input: flo	eat = floating, wpu = weak pull-up, int = interrupt ^(a) via = analog ports
	D = open drain ^(a) , PP = pusn-pull Obsolete
obsolete Produ	otle
obsolete	

b. In the open drain output column, 'T' defines a true open drain I/O (P-Buffer and protection diode to V_{DD} are not implemented). See Section 9: I/O ports and Section 12.9: I/O port pin characteristics for more details.



a. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating interrupt input.

3 **Register and memory map**

As shown in Figure 4, the MCU is capable of addressing 64 Kbytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, up to 1024 bytes of RAM and up to 32 Kbytes of user program memory. The RAM space includes up to 256 bytes for the stack from 0100h to 01FFh.

The highest address bytes contain the user reset and interrupt vectors.

Caution: Never access memory locations marked as 'Reserved'. Accessing a reserved area can have unpredictable effects on the device.




Table 3. Hardware register map

Address	Block	Register label	Register name	Reset status	Remarks
0000h 000` h 0002h	Port A ⁽¹⁾	PADR PADDR PAOR	Port A data register Port A data direction register Port A option register	00h ⁽²⁾ 00h 00h	R/W R/W R/W
0003h 0004h 0005h	Port B ⁽¹⁾	PBDR PBDDR PBOR	Port B data register Port B data direction register Port B option register	00h ⁽²⁾ 00h 00h	R/W R/W R/W
0006h 0007h 0008h	Port C	PCDR PCDDR PCOR	Port C data register Port C data direction register Port C option register	00h ⁽²⁾ 00h 00h	R/W R/W R/W
0009h 000Ah 000Bh	Port D ⁽¹⁾	PDADR PDDDR PDOR	Port D data register Port D data direction register Port D option register	00h ⁽²⁾ 00h 00h	R/W R/W R/W
000Ch 000Dh 000Eh	Port E ⁽¹⁾	PEDR PEDDR PEOR	Port E data register Port E data direction register Port E option register	00h ⁽²⁾ 00h 00h	R/W R/W ⁽¹⁾ R/W ⁽¹⁾



Address	Block	Register label	Register name	Reset status	Remarks
000Fh 0010h	Port F ⁽¹⁾	PFDR PFDDR	Port F data register Port F data direction register	00h ⁽²⁾ 00h	R/W R/W
0011h		PFOR	Port F option register	00h	R/W
0012h to 0020h			Reserved area (15 bytes)		
0021h		SPIDR	SPI data I/O register	xxh	R/W
0022h	SPI	SPICR	SPI control register	0xh	R/W
0023h		SPICSR	SPI control/status register	00h	R/W
0024h		ISPR0	Interrupt software priority register 0	FFh	R/W
0025h		ISPR1	Interrupt software priority register 1	FFh	R/W
0026h	ITC	ISPR2	Interrupt software priority register 2	FFh	R/vv
0027h		ISPR3	Interrupt software priority register 3	FFh	F₁⁄W
0028h		EICR	External interrupt control register	(J)	R/W
0029h	Flash	FCSR	Flash control/status register	Uuh	R/W
002Ah	Watchdog	WDGCR	Watchdog control register	7Fh	R/W
002Bh			Reserved area (1 byte)		
002Ch	MCC	MCCSR	Main clock control/status register	00h	R/W
002Dh	NICC	MCCBCR	Main clock controller: bato control register	00h	R/W
002Eh to 0030h			Reserve 1 area (3 bytes)		
0031h		TACR2	Time: A control register 2	00h	R/W
0032h		TACR1	Tirner A control register 1	00h	R/W
0033h		TACSR	ר א control/status register ⁽³⁾⁽⁴⁾	xxxx x0xxb	R/W
0034h		TAIC1HR	Timer A input capture 1 high register	xxh	Read only
0035h		TAIC1L	Timer A input capture 1 low register	xxh	Read only
0036h		TACCIHE	Timer A output compare 1 high register	80h	R/W
0037h		TACCILR	Timer A output compare 1 low register	00h	R/W
0038h	Timer A	TACHR	Timer A counter high register	FFh	Read only
0039h	.0.	TACLR	Timer A counter low register	FCh	Read only
003Ah		TAACHR	Timer A alternate counter high register	FFh	Read only
003Bh	U	TAACLR	Timer A alternate counter low register	FCh	Read only
003C:h		TAIC2HR	Timer A input capture 2 high register ⁽³⁾	xxh	Read only
າບິ່ິງເ)h		TAIC2LR	Timer A input capture 2 low register ⁽³⁾	xxh	Read only
003Eh		TAOC2HR	Timer A output compare 2 high register ⁽⁴⁾	80h	R/W
003Fh		TAOC2LR	Timer A output compare 2 low register ⁽⁴⁾	00h	R/W
0040h			Reserved area (1 byte)		

Table 3. Hardware register map (continued)



Address	Block	Register label	Register name	Reset status	Remarks
000Fh 0010h 0011h	Port F ⁽¹⁾	PFDR PFDDR PFOR	Port F data register Port F data direction register Port F option register	00h ⁽²⁾ 00h 00h	R/W R/W R/W
0012h to 0020h			Reserved area (15 bytes)		
0021h 0022h 0023h	SPI	SPIDR SPICR SPICSR	SPI data I/O register SPI control register SPI control/status register	xxh 0xh 00h	R/W R/W R/W
0024h 0025h 0026h 0027h	ITC	ISPR0 ISPR1 ISPR2 ISPR3	Interrupt software priority register 0 Interrupt software priority register 1 Interrupt software priority register 2 Interrupt software priority register 3	FFh FFh FFh FFh	R/W R/W R/V R/V
0028h		EICR	External interrupt control register		R/W
0029h	Flash	FCSR	Flash control/status register	UUh	R/W
002Ah	Watchdog	WDGCR	Watchdog control register	7Fh	R/W
002Bh			Reserved area (1 byte)		
002Ch 002Dh	MCC	MCCSR MCCBCR	Main clock control/status register Main clock controller: been control register	00h 00h	R/W R/W
002Eh to 0030h		·	Reserve 1 area (3 bytes)		·
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch 003Ch 003Eh 003Fh	Timer A	TACR2 TACR1 TACSR TAIC1HR TAIC1LP TACC1LR TACC1LR TACLR TACLR TAACLR TAACLR TAACLR TAIC2HR TAIC2LR TAOC2HR TAOC2LR	Time: A control register 2 Tirne: A control register 1 Time: A control/status register ⁽³⁾⁽⁴⁾ Time: A input capture 1 high register Time: A output compare 1 high register Time: A output compare 1 low register Time: A output compare 1 low register Time: A counter high register Time: A counter high register Time: A alternate counter high register Time: A alternate counter low register Time: A input capture 2 high register ⁽³⁾ Time: A output compare 2 high register ⁽⁴⁾	00h 00h xxxx x0xxb xxh 80h 00h FFh FCh FCh FCh xxh xxh 80h 00h	R/W R/W Read only Read only R/W Read only Read only Read only Read only Read only Read only Read only Read only Read only Read only
0040h		1	Reserved area (1 byte)		I

Table 3. Hardware register map (continued)



Address	Block	Register label	Register name	Reset status	Remarks
0041h		TBCR2	Timer B control register 2	00h	R/W
0042h		TBCR1	Timer B control register 1	00h	R/W
0043h		TBCSR	Timer B control/status register	xxxx x0xxb	R/W
0044h		TBIC1HR	Timer B input capture 1 high register	xxh	Read only
0045h		TBIC1LR	Timer B input capture 1 low register	xxh	Read only
0046h		TBOC1HR	Timer B output compare 1 high register	80h	R/W
0047h		TBOC1LR	Timer B output compare 1 low register	00h	R/W
0048h	Timer B	TBCHR	Timer B counter high register	FFh	Read only
0049h		TBCLR	Timer B counter low register	FCh	Read only
004Ah		TBACHR	Timer B alternate counter high register	FFh	Read only
004Bh		TBACLR	Timer B alternate counter low register	FCh	Read only
004Ch		TBIC2HR	Timer B input capture 2 high register	xxh	Read chly
004Dh		TBIC2LR	Timer B input capture 2 low register	xxh 🖕	Read only
004Eh		TBOC2HR	Timer B output compare 2 high register	80h	R/W
004Fh		TBOC2LR	Timer B output compare 2 low register	C01	R/W
0050h		SCISR	SCI status register	ିତ୍ୟ	Read only
0051h		SCIDR	SCI data register	xxh	R/W
0052h		SCIBRR	SCI baud rate register	00h	R/W
0053h	SCI	SCICR1	SCI control register 1	x000 0000b	R/W
0054h	501	SCICR2	SCI control register 2	00h	R/W
0055h		SCIERPR	SCI extended receive pressale register	00h	R/W
0056h			Reserved area		
0057h		SCIETPR	SCI extended transmit prescaler register	00h	R/W
0058h to 006Fh	Reserved area (24 bytes)				
0070h		ADCCSR	Control/status register	00h	R/W
0071h	ADC	ADCDRH	Data high register	00h	Read only
0072h		ADCDRL	Data low register	00h	Read only
0073h 007Fh		10010	Reserved area (13 bytes)		

Table 3.	Hardware	reaister	map	(continued))
	- a a a a a a a a a a a a a a a a a a a	109.0.01			,

1. The bits associated v. th unavailable pins must always keep their reset value.

2. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

3. The Timer A Input Capture 2 pin is not available (not bonded). The TAIC2HR and TAIC2LR registers are not present. Bit 5 citie 3 ACSR register (ICF2) is forced by hardware to 0. Consequently, the corresponding interrupt cannot be used.

The Timer A Output Compare 2 pin is not available (not bonded). The TAOC2HR and TAOC2LR Registers are write only, reading them will return undefined values. Bit 4 of the TACSR register (OCF2) is forced by hardware to 0. Consequently, the corresponding interrupt cannot be used.

Legend: x = undefined, R/W = read/write

Caution: The TAIC2HR and TAIC2LR registers and the ICF2 and OCF2 flags are not present in Flash devices but are present in the emulator. For compatibility with the emulator, it is recommended to perform a dummy access (read or write) to the TAIC2LR and TAOC2LR registers to clear the interrupt flags.

١.



4 Flash program memory

4.1 Introduction

The ST7 dual voltage High Density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a byte-bybyte basis using an external V_{PP} supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (in-circuit programming) or IAP (in-application programming).

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors. Inctis

4.2 Main features

- 3 Flash programming modes:
 - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
 - ICP (in-circuit programming). In this mode, an sectors including option bytes can be programmed or erased without removing the device from the application board.
 - IAP (in-application programming). In this mode, all sectors, except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (in-circuit testing) for downloading and executing user application test patterns in RAM
- Readout protection
- Register Access Security System (RASS) to prevent accidental programming or erasing

4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see Table 4). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 5*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Flash size (bytes)	Available sectors
4K	Sector 0
8K	Sectors 0. 1

Table 4. Sectors available in Flash devices

>8K




Sectors 0, 1, 2

4.3.1 Readout protection

Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In Flash devices, readout protection is enabled and removed through the FMP_R bit in the option byte. When this protection is removed, the entire program memory is first automatically erased.

Figure 5. Memory map and sector address






4.4 ICC interface

ICC needs a minimum of 4 and up to 6 pins to be connected to the programming tool (see *Figure 6*). These pins are:

- RESET: device reset
- V_{SS}: device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input/output serial data pin
- ICCSEL/V_{PP}: programming voltage
- OSC1 (or OSCIN): main clock input for external source (optional)
- V_{DD}: application board power supply (optional, see *Figure 6*, Note 3).

Figure 6. Typical ICC interface



- 1. the CCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.
- 2. During the ICC session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R>1K or a reset management IC with open drain output and pull-up resistor>1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.
- The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.
- 4. Pin 9 has to be connected to the OSC1 or OSCIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.



4.5 ICP (in-circuit programming)

To perform ICP the microcontroller must be switched to ICC (in-circuit communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 6*). For more details on the pin locations, refer to the device pinout description.

4.6 IAP (in-application programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (such as user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be slowed). For example, it is possible to download code from the SPI or SCI interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors exception Soutor 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.7 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.7.1 Flash Controi/Status Register (FCSR)

This register is reserved for use by programming tool software. It controls the Flash programming and erasing operations.

	programmir	ng and eras	ing operatic	ons.					
cOV	FCSR					Reset	value:0000	0000 (00h)	
105	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	0	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 5.	Flash control/status register address and reset value
	i laon control clara cogicion adal coo ana rocor raido

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0029h	FCSR reset value	0	0	0	0	0	0	0	0



Central processing unit (CPU) 5

Introduction 5.1

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8bit data manipulation.


5.2 Main features

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- olete Productls 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power Halt and Wait modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

CPU registers 5.3

The six CPU registers shown in Figure 7 are not present in the memory mapping and are accessed by specific instructions.

Figure 7. CPU registers





5.3.1 Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations as well as data manipulations.

5.3.2 Index registers (X and Y)

These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation (the Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

5.3.3 **Program counter (PC)**

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).

5.3.4 Condition Code register (CC)

The 8-bit Condition Code register contains the interrupt n esks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions. These bits can be individually tested and/or controlled by specific instructions.

СС			O P		Reset value: 111x1xxx				
7	6	5	4	3	2	1	0		
1	1 1		Н	10	Ν	Z	С		
R/W	Ft.V.	R/W	R/W	R/W	R/W	R/W	R/W		
	00	_							

Table S.		Arithmetic management bits										
E(†	Name	Function										
4	н	 Half carry This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions. 0: No half carry has occurred. 1: A half carry has occurred. This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines. 										
2 N		Negative This bit is set and cleared by hardware. It is representative of the result sign of the las arithmetic, logical or data manipulation. It is a copy of the result 7th bit. 0: The result of the last operation is positive or null. 1: The result of the last operation is negative (that is, the most significant bit is a logic 1). This bit is accessed by the JRMI and JRPL instructions.										



Table 6.		Anthmetic management bits (continued)									
Blt	Name	Function									
1	Z	 Zero (Arithmetic Management bit) This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero. 0: The result of the last operation is different from zero. 1: The result of the last operation is zero. This bit is accessed by the JREQ and JRNE test instructions. 									
0	С	Carry/borrow This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation. 0: No overflow or underflow has occurred. 1: An overflow or underflow has occurred. This bit is driven by the SCF and RCF instructions and tested by the JFC and JRNC instructions. It is also affected by the 'bit test and branch', shift and ro'ate instructions.									

Table 6 Arithmetic management bits (continued)

Table 7.	Software	interrupt bits	
	••••••••		

		instructions. It is also anected by the bit test and branch, shift and to ate . Astructions.
Table	e 7.	Software interrupt bits
Blt	Name	Function
5	11	Software Interrupt Priority 1 The combination of the I1 and I0 bits date millines the current interrupt software priority (see <i>Table 8</i>).
3	10	Software Interrupt Priority 0 The combination of the 11 cmc 10 bits determines the current interrupt software priority (see <i>Table 8</i>).

Table 8. Interrup' software priority selection

	n.te∷upt software priority	Level	11	10
	Level ຕ (ກະ in,	Low	1	0
	Level 1		0	1
10	Level 2		0	0
	Level 3 (= interrupt disable)	High	1	1
0050	These two bits are set/cleared by hardware when entering			

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx). They can be also set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions.

See Section 7: Interrupts on page 42 for more details.



5.3.5 Stack Pointer register (SP)

SP												R	eset va	alue: 0	1 FFh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
R/W	R/W	R/W													

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 8*).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardva e Following an MCU reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher codress.

The least significant byte of the Stack Pointer (called S) can be directly accessed by an LD instruction.

Note: When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stared information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an ir terrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in *Figure 8*.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.






Figure 8. Stack manipulation example



6 Supply, reset and clock management

6.1 Introduction

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in *Figure 10*.

For more details, refer to the dedicated parametric section.

Main features


- Optional Phase Locked Loop (PLL) for multiplying the frequency by 2 (not to be used with internal RC oscillator in order to respect the max. operating frequency)
- Multi-Oscillator clock management (MO)
 - 5 crystal/ceramic resonator oscillators
 - 1 Internal RC oscillator
- Reset Sequence Manager (RSM)
- System Integrity management (SI)
 - Main supply low voltage detection (LVD)
 - Auxiliary voltage detector (AVD) with interrupt capability for monitoring the main supply

Produ

6.2 PLL (phase locked loop)

If the clock frequency input to the PLL is in the range 2 to 4 MHz, the PLL can be used to multiply the frequency by two to obtain an f_{OSC2} of 4 to 8 MHz. The PLL is enabled by option byte. If the PLL is disabled, then $f_{OSC2} = f_{OSC}/2$.

Caution: The PLL is r ot recommended for applications where timing accuracy is required. Furthermore, it must not be used with the internal RC oscillator.








Figure 10. Clock, reset and supply block diagram

6.3 Multi-oscillator (MO)

The main clock of the S7 can be generated by three different source types coming from the multi-oscillator block:

- an external shurce
- 4 crystal or ceramic resonator oscillators
- an internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in *Table 9*. Refer to the *Electrical characteristics* section for more details.

Caution:

The OSC1 and/or OSC2 pins must not be left unconnected. For the purposes of Failure Mode and Effect Analysis, it should be noted that if the OSC1 and/or OSC2 pins are left unconnected, the ST7 main oscillator may start and, in this configuration, could generate an f_{OSC} clock frequency in excess of the allowed maximum (> 16 MHz), putting the ST7 in an unsafe/undefined state. The product behavior must therefore be considered undefined when the OSC pins are left unconnected.

6.3.1 External clock source

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.



6.3.2 Crystal/ceramic oscillators

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of four oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to *Section 14.1 on page 178* for more details on the frequency ranges). In this mode of the multi-oscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.


These oscillators are not stopped during the reset phase to avoid losing time in the oscillator start-up phase.

6.3.3 Internal RC oscillator

This oscillator allows a low cost solution for the main clock of the ST7 using on; con internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timercy.

In this mode, the two oscillator pins have to be tied to ground.

In order not to exceed the maximum operating frequency, the internal RC oscillator must not be used with the PLL.







6.4 Reset sequence manager (RSM)

6.4.1 Introduction

The reset sequence manager includes three reset sources as shown in Figure 12:

- External RESET source pulse
- Internal LVD reset
- Internal Watchdog reset

These sources act on the RESET pin and it is always kept low during the delay phase.

The reset service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic reset sequence consists of three phases as shown in Figure 11:


- Active Phase depending on the reset source
- 256 or 4096 CPU clock cycle delay (selected by option byte)
- Reset vector fetch

Caution: When the ST7 is unprogrammed or fully erased, the Flash is L¹ank and the RESET vector is not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid univarited behavior.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilize and ensures that recovery has taken place from the reset state. The shorter or longer clock cycle delay should be selected by option byte to correspond to the stabilization time of the external oscillator used in the application.

The reset vector fetch phase duration is two clock cycles.





<u>3.4</u>].2


Asynchronous external RESET pin

The $\overrightarrow{\text{RESET}}$ pin is both an input and an open-drain output with integrated R_{ON} weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See the *Electrical characteristics* section for more details.

A reset signal originating from an external source must have a duration of at least $t_{h(RSTL)in}$ in order to be recognized (see *Figure 13*). This detection is asynchronous and therefore the MCU can enter reset state even in Halt mode.







The RESET pin is an asynchronous signal which plays a major role in EWS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the *Electrical characteristics* section.

External power-on reset

If the LVD is disabled by option byte, to start up the more controller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until V_{DD} is over the minimum level specified for the selected (_{CoD} frequency.

A proper reset signal for a slow rising V_{Dl} , supply can generally be provided by an external RC network connected to the RESET pin.

Internal LVD reset

Two different reset sequences caused by the internal LVD circuitry can be distinguished:

- Power-On reset
- Voltage Drop reset

The dence RESET pin acts as an output that is pulled low when $V_{DD} < V_{IT+}$ (rising edge) or $V_{L'D} < V_{IT-}$ (falling edge) as shown in *Figure 13*.

The LVD filters spikes on V_{DD} larger than $t_{q(VDD)}$ to avoid parasitic resets.

Internal Watchdog reset

The reset sequence generated by a internal Watchdog counter overflow is shown in *Figure 13*.

Starting from the Watchdog counter underflow, the device $\overline{\text{RESET}}$ pin acts as an output that is pulled low during at least $t_{w(RSTL)out}$.






Figure 13. RESET sequences

6.5 System integrity management (SI)

The system integrity management block contains the LVD and auxiliary voltage detector (AVD) functions in is managed by the SICSR register.

6.5.1 LVD ('ow voltage detector)

The LVD function generates a static reset when the V_{DD} supply voltage is below a V_{IT}-reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The V_{IT-} reference value for a voltage drop is lower than the V_{IT+} reference value for poweron in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD reset circuitry generates a reset when V_{DD} is below:

- V_{IT+} when V_{DD} is rising
- V_{IT-} when V_{DD} is falling

The LVD function is illustrated in Figure 13.

The voltage threshold can be configured by option byte to be low, medium or high.




Provided the minimum V_{DD} value (guaranteed for the oscillator frequency) is above V_{IT} , the MCU can only be in two modes:

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During an LVD reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

- Note: 1 The LVD allows the device to be used without any external reset circuitry.
 - 2 If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed.
 - 3 The LVD is an optional function which can be selected by option byte.
 - 4 It is recommended to make sure that the V_{DD} supply voltage rises monotoncusly when the device is exiting from reset, to ensure the application functions properly



6.5.2 AVD (auxiliary voltage detector)

The AVD is based on an analog comparison between a $V_{IT-(AVD)}$ and $V_{IT+(AVD)}$ reference value and the V_{DD} main supply. The V_{IT-} reference value for falling voltage is lower than the V_{IT+} reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real-time status bit (AVDF) in the SICSR register. This bit is read only.

Caution: The AVD function is active only if the LVD is enabled through the option byte (see *Section 14.1 on page 178*).

Monitoring the V_{DD} main supply

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see *Section 14.1 on page 178*).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the $V_{IT+(AVD)}$ or $V_{IT-(AVD)}$ threshold (AVDF bit toggles).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See *Figure 15*.



The interrupt on the rising edge is used to inform the application that the V_{DD} warning state is over.

If the voltage rise time t_{rv} is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt will be generated when $V_{IT+(AVD)}$ is reached.

If t_{rv} is greater than 256 or 4096 cycles then:

- If the AVD interrupt is enabled before the $V_{IT+(AVD)}$ threshold is reached, then two AVD interrupts will be received: the first when the AVDIE bit is set, and the second when the threshold is reached.
- If the AVD interrupt is enabled after the $V_{IT+(AVD)}$ threshold is reached, then only one AVD interrupt will occur.




Figure 15. Using the AVD to monitor V_{DD}

6.5.3 Low power modes

Table 10. Effect of low power modes on SI

Mode	Description
Wait	No effect on SI. AVD interrupt causes the device to exit from Wait mode.
Halt	The CRSR register is frozen.

6.5.4 Interrupts

The AVD interrupt event generates an interrupt if the AVDIE bit is set and the interrupt mask in the CC register is reset (RIM instruction).

Table 11. AVD interrupt control/wake-up capability

Interrupt event	Event flag	Enable Control bit	Exit from WAIT	Exit from HALT
AVD event	AVDF	AVDIE	Yes	No



6.6 SI registers

6.6.1 System integrity (SI) control/status register (SICSR)

SICSR					Reset	value: 000	x 000x (00h)
7	6	5	4	3	2	1	0
Res	AVDIE	AVDF	LVDRF		Reserved		WDGRF
-	R/W	RO	R/W		-		R/W

 Table 12.
 SICSR register description

Bit	Name	Function
7	-	Reserved, must be kept cleared
6	AVDIE	Voltage Detector Interrupt Enable This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag changes (toggles). The pending interrupt information is automatically cleared when software enters the AVD interrupt routine 0: AVD interrupt disabled 1: AVD interrupt enabled
5	AVDF	 Voltage Detector Flag This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. Refer to <i>Figure 15</i> and to <i>Section 6.5.2: AVD (auxiliary voltage detector)</i> for additional details. 0: V_{DD} over vit+(AVD) threshold 1: V_{D'} unde: V_{IT-(AVD)} threshold
4	יוהע'יF	LVD Reset Flag This bit indicates that the last reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by option byte, the LVDRF bit value is undefined.
3.1	-	Reserved, must be kept cleared
0	WDGRF	Watchdog Reset Flag This bit indicates that the last reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD reset (to ensure a stable cleared state of the WDGRF flag when CPU starts). Combined with the LVDRF information, the flag description is given in <i>Table 13</i> .

Reset sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	Х



Application notes

The LVDRF flag is not cleared when another reset type occurs (external or watchdog); the LVDRF flag remains set to keep trace of the original failure. In this case, a watchdog reset can be detected by software while an external reset cannot.

Caution: When the LVD is not activated with the associated option byte, the WDGRF flag can not be used in the application.

obsolete Product(s). Obsolete Product(s)

57

ductle

7 Interrupts

7.1 Introduction

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
 - up to 4 software programmable nesting levels
 - up to 16 interrupt vectors fixed by hardware
 - 2 non-maskable events: RESET, TRAP

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0)
- Interrupt software priority registers (ISPRx)
- Fixed interrupt vector addresses located at the high addr.sses of the memory map (FFE0h to FFFFh) sorted by hardware priority order

This enhanced interrupt controller guarantees full us vard compatibility with the standard (not nested) ST7 interrupt controller.

7.2 Masking and processing ilow

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the morrupt software priority level of each interrupt vector (see *Table 14*). The processing flow is shown in *Figure 16*.

When an interrupt request has to be serviced:

- Norinal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- 1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to *Table 25: Interrupt mapping* for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

Note:


As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.



Table 14. Interrupt Software priority revels							
Interrupt software priority	Level	11	10				
Level 0 (main)	Low	1	0				
Level 1		0	1				
Level 2] ↓	0	0				
Level 3 (= interrupt disable)	High	1	1				

 Table 14.
 Interrupt software priority levels

Figure 16. Interrupt processing flowchart




7.2.1 Servicing pending interrupts


As several interructs can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- 1. The highest software priority interrupt is serviced.
- 2. If soveral interrupts have the same software priority, then the interrupt with the highest hardware priority is serviced first.

Figure 17 describes this decision process.

Figure 17. Priority decision process flowchart





When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

- Note: 1 The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.
 - 2 RESET and TRAP can be considered as having the highest software priority in the decision process.

7.2.2 Different interrupt vector sources

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (RESET, TRAP) and the maskable type (external or from internal peripherals).

7.2.3 Non-maskable sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see *Figure 16*). After stacking the PC, X, A and CC registers (except for RESET), the corresponding vector is loaded in the PC register and the I1 and I0 bits of the CC are set to disable interrupts (level 3). These sources allow the processor to exit Halt mode.

TRAP (non-maskable software interrupt)

This software interrupt is serviced when the TRAP in struction is executed. It will be serviced according to the flowchart in *Figure 16*.

RESET

The reset source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority.

See the reset chapter for more details.

7.2.4 Maskable sources

Maskebit interrupt vector sources can be serviced if the corresponding interrupt is enabled and if it is own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

External interrupts

External interrupts allow the processor to Exit from Halt low power mode. External interrupt sensitivity is software selectable through the External Interrupt Control register (EICR).

External interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same interrupt line are selected simultaneously, these will be logically ORed.

Peripheral interrupts

Usually the peripheral interrupts cause the MCU to Exit from Halt mode except those mentioned in *Table 25: Interrupt mapping*. A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the



peripheral control register. The general sequence for clearing an interrupt is based on an access to the status register followed by a read or write to an associated register.

Note: The clearing sequence resets the internal latch. A pending interrupt (that is, waiting to be serviced) is therefore lost if the clear sequence is executed.

7.3 Interrupts and low power modes


All interrupts allow the processor to exit the Wait low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the Halt modes (see column Exit from HALT in *Table 25: Interrupt mapping*). When several pending interrupts are present while exiting Halt mode, the first one serviced can only be an interrupt with Exit from Halt mode capability and it is selected through the same decision process shown in *Figure 17*.

Note: If an interrupt, that is not able to exit from Halt mode, is pending with the highest priority when exiting Halt mode, this interrupt is serviced after the first one serviced.

7.4 Concurrent and nested management


Figure 18 and *Figure 19* show two different interrupt to be interrupted, unlike the nested mode in *Figure 19*. The interrupt hardware priority is given in order from the lowest to the highest as follows: MAIN, IT4, IT3, IT2, IT1, IT0, Software priority is given for each interrupt.

Warning: A stack overflow may occur without notifying the software of the failure.









7.5 Interrupt registers

7.5.1 **CPU CC register interrupt bits**




Table 15. CPU CC register interrupt bits description

Bit	Name	Function
5	11	Software Interrupt Priority 1
?	U)	Software Interrupt Priority 0

Table 16. Interrupt software priority levels

Interrupt software priority	Level	11	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2] ↓	0	0
Level 3 (= interrupt disable) ⁽¹⁾	High	1	1

1. TRAP and RESET events can interrupt a level 3 program.

These two bits indicate the current interrupt software priority (see Table 16) and are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).



1050

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see *Table 18: Dedicated interrupt instruction set*).

7.5.2 Interrupt software priority registers (ISPRx)

ISPRx

Reset value:	1111	1111	(FFh)

	7	6	5	4	3	2	1	0
ISPR0	l1_3	10_3	l1_2	10_2	11_1	10_1	l1_0	10_0
ISPR1	l1_7	10_7	l1_6	10_6	l1_5	10_5	11_4	10_4
ISPR2	11_11	10_11	l1_10	I0_10	l1_9	10_9	l1_8	10_8
	R/W	۷۸۳						
ISPR3	1	1	1	1	l1_13	I0_13	It_12	10_12
	RO	RO	RO	RO	R/W	R/W/	R/W	R/W

These four registers contain the interrupt software priority of each interrupt vector.

• Each interrupt vector (except reset and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondence is shown in the following *Table 17*.

Table 17. ISPRx interrupt vector cor espondence

Vector address	ISPRx bits
FFFBh-FFFA	11_0 and 10_0 bits
FFF9h F⊆F3n	I1_1 and I0_1 bits
00	
FFE1h-FFE0h	I1_13 and I0_13 bits

Each I1_x and I0_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.

• Level 0 cannot be written $(I1_x = 1, I0_x = 0)$. In this case, the previously stored value is kept (for example, previous value = CFh, write = 64h, result = 44h).

The reset, and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

Caution: If the I1_x and I0_x bits are modified while the interrupt x is executed the following behavior has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

Table 18. Dedicated interrupt instruction set⁽¹⁾

Instruction	New description	Function/example	11	Н	10	Ν	Ζ	С	
HALT	Entering Halt mode		1		0				



	Dedicated interrupt instruction set (continued)								
Instruction	New description	scription Function/example I1		н	10	Ν	z	С	
IRET	Interrupt routine return	POP CC, A, X, PC	11	Н	10	Ν	Ζ	С	
JRM	Jump if I1:0=11 (level 3)	11:0=11?							
JRNM	Jump if I1:0<>11	11:0<>11?							
POP CC	Pop CC from the stack	Mem => CC	11	Н	10	Ν	Z	С	
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0				
SIM	Disable interrupt (level 3 set)	Load 11 in I1:0 of CC	1		1				
TRAP	Software trap	Software NMI	1		1				
WFI	Wait for interrupt		1		0		C		

Table 18.	Dedicated interrup	t instruction set ⁽¹⁾	(continued)
-----------	---------------------------	----------------------------------	-------------

1. During the execution of an interrupt routine, the HALT, POP CC, RIM, SIM and WFI instructions, crange the current software priority up to the next IRET instruction or one of the previously mentioned instructions.



7.6 External interrupts

7.6.1 I/O port interrupt sensitivity

The external interrupt sensitivity is controlled by the IPA, IPB and ISxx bits of the EICR register (*Figure 20*). This control allows up to four fully independent external interrupt source sensitivities.


Each external interrupt source can be generated on four (or five) different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge
- Falling edge and low level
- Rising edge and high level (only for ei0 and ei2)

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 6). This means that interrupts must be disabled before changing sensitivity.

The pending interrupts are cleared by writing a different value in the ISx[1:0], IPA or IPB bits of the EICR.







7.6.2 External interrupt control register (EICR)

EICR Reset value: 0000 0000 (0							0000 (00h)	
	7	6	5	4	3	2	1	0
	IS11	IS10	IPB	IS21	IS20	IPA	Reserved	
	R/W	R/W	R/W	R/W	R/W	R/W		-

Table 19. EICR register description

	Bit	Name	Function
	7:6	IS1[1:0]	ei2 and ei3 sensitivity The interrupt sensitivity, defined using the IS1[1:0] bits, is applied to the following external interrupts: - ei2 for port B[3:0] (see <i>Table 20</i>) - ei3 for port B4 (see <i>Table 21</i>) Bits 7 and 6 can only be written when I1 and I0 of the CC register are both set to 1 (level 3).
	5	IPB	Interrupt Polarity (for port B) This bit is used to invert the sensitivity' of port B [3:0] external interrupts. It can be set and cleared by software only when 1 and 10 of the CC register are both set to 1 (level 3). 0: No sensitivity inversion 1: Sensitivity inversion
	4:3	IS2[1:0]	 ei0 and ei1 sensitivity The interrupt sonaitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts: ei0 for port A[3:0] (see Table 22) ei1 or port F[2:0] (see Table 23) Bits 4 and 3 can only be written when 11 and 10 of the CC register are both set to 1 (level 3).
opsole	2	IPA	 Interrupt Polarity (for port A) This bit is used to invert the sensitivity of port A [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3). 0: No sensitivity inversion. 1: Sensitivity inversion.
\mathbf{O}	1:0	-	Reserved, must always be kept cleared

Table 20. Interrupt sensitivity - ei2

IS11	1610	External interrupt sensitivity				
1511 1510		IPB bit = 0	IPB bit = 1			
0	0	Falling edge and low level	Rising edge and high level			
0	1	Rising edge only	Falling edge only			
1	0	Falling edge only	Rising edge only			
1	1	Rising and falling edge				

Doc ID 13841 Rev 1



	interra	
IS11	IS10	External interrupt sensitivity
0	0	Falling edge and low level
0	1	Rising edge only
1	0	Falling edge only
1	1	Rising and falling edge

Table 21. Interrupt sensitivity - ei3

Table 22. Interrupt sensitivity - ei0

IS21	IS20	External interrupt sensitivity			
1521	1520	IPA bit = 0	IPA bit = 1		
0	0	Falling edge and low level	Rising edge and high level		
0	1	Rising edge only	Falling ຈປ່ຽຍ only		
1	0	Falling edge only	F.ising edge only		
1	1	Rising and	Rising and falling dge		
Fable 23.	Interru	pt sensitivity - ei1	(0		

Table 23. Interrupt sensitivity - ei1

IS21	IS20	Emernal interrupt sensitivity
0	0	Falling edge and low level
0	1	Rising edge only
1	0	Falling edge only
1	1	Rising and falling edge

Table 24 Vested interrupts register map and reset values

	Addres: (Hex.)	Register label	7	6	5	4	3	2	1	0
10	<u> </u>		е	i1	ei0		MCC + SI			
SOL	0024h	ISPR0 reset value	l1_3 1	10_3 1	l1_2 1	10_2 1	1_1 1	10_1 1	1	1
$O_{\mathcal{P}}$			S	PI			ei3		ei2	
	0025h	ISPR1 reset value	l1_7 1	10_7 1	l1_6 1	10_6 1	l1_5 1	10_5 1	1_4 1	10_4 1
			AVD		SCI		Timer B		Timer A	
	0026h	ISPR2 reset value	l1_11 1	10_11 1	l1_10 1	10_10 1	l1_9 1	10_9 1	l1_8 1	10_8 1
	0027h	ISPR3 reset value	1	1	1	1	l1_13 1	10_13 1	l1_12 1	10_12 1
	0028h	EICR reset value	IS11 0	IS10 0	IPB 0	IS21 0	IS20 0	IPA 0	0	0



No.	Source block	Description	Register label	Priority order	Exit from Halt/Active Halt ⁽¹⁾	Address vector	
	Reset	Reset	N/A		yes	FFFEh-FFFFh	
	TRAP	Software interrupt	17/7		no	FFFCh-FFFDh	
0		Not used				FFFAh-FFFBh	
1	MCC/RTC	Main clock controller time base interrupt	MCCSR	Higher priority	yes	FFF8h-FFF9h	
2	ei0	External interrupt port A30			yes	FFF6h-FFF7h	
3	ei1	External interrupt port F20	N/A		yes	FFF4h FFF5h	
4	ei2	External interrupt port B30	- N/A	11/7		yes	F5720-FFF3h
5	ei3	External interrupt port B74			yes	FrF0h-FFF1h	
6		Not used				FFEEh-FFEFh	
7	SPI	SPI peripheral interrupts	SPICSR		yes	FFECh-FFEDh	
8	Timer A	Timer A peripheral interrupts	TASR	X	no	FFEAh-FFEBh	
9	Timer B	Timer B peripheral interrupts	TBSR	<u> </u>	no	FFE8h-FFE9h	
10	SCI	SCI peripheral interrupts	SCIS'	Lower	no	FFE6h-FFE7h	
11	AVD	Auxiliary voltage detector interrup	EICER	priority	no	FFE4h-FFE5h	

Table 25. Interrupt mapping

1. In Flash devices only a RESET or MCC/RTC interrupt can be used to wake up from Active Halt mode.




8 Power saving modes

8.1 Introduction

To give a large measure of flexibility to the application in terms of power consumption, four main power saving modes are implemented in the ST7 (see *Figure 21*): Slow, Wait (Slow Wait), Active Halt and Halt.

After a reset the normal operating mode is selected by default (Run mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 (f_{OSC2}).

From Run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.



8.2

Slow mode

This mode has two targets:

- To reduce power consumption by decreasing the internal clock speed in the device
- To adapt the internal clock frequency (f_{CPU}) to the available supply voltage

Slow mode is controlled by three bits in the MCCSR register: the SMS bit which enables or disables Slow mode and two CPx bits which select the internal slow frequency (f_{CPU}).

In this mode, the master clock frequency (f_{OSC2}) can be divided by 2, 4, 8 or 16. The CPU and peripherals are clocked at this lower frequency (f_{CPU}).

Note:

Slow Wait mode is activated when entering the Wait mode while the device is already in Slow mode.







Figure 22. Slow mode clock transitions


8.3 Wait mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During Wait mode, the I[1:0] bits of the CC register are forced to '10' to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in Wait mode until an interrupt or reset occurs, where reupon the Program Counter branches to the starting address of the interrupt or reset service routine. The MCU will remain in Wait mode until a reset or an interrupt occurs, causing it to wake up. Refer to *Figure 23*.





 Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.



8.4 Active Halt and Halt modes

Active Halt and Halt modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in Active Halt or Halt mode is given by the MCC/RTC interrupt enable flag (OIE bit in the MCCSR register).

Table 26.	MCC/RTC low power mode selection
-----------	----------------------------------

MCCSR OIE bit	Power saving mode entered when HALT instruction is executed
0	Halt mode
1	Active Halt mode

8.4.1 Active Halt mode

Active Halt mode is the lowest power consumption mode of the MCU with a real-time clock available. It is entered by executing the 'HALT' instruction when the O!E bi. of the Main Clock Controller Status register (MCCSR) is set (see Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) on page 70 for more details on the MCCSR register).

The MCU can exit Active Halt mode on reception of either an MCC/RTC interrupt, a specific interrupt (see *Table 25: Interrupt mapping*) or a rese when exiting Active Halt mode by means of an interrupt, no 256 or 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the rese: vector which woke it up (see *Figure 25*).

When entering Active Halt mode, the I[1:(] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Active Halt mode, only 'h + main oscillator and its associated counter (MCC/RTC) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).

The safequard against staying locked in Active Halt mode is provided by the oscillator interrupt.


Note:

As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering Active Halt mode while the Watchdog is active does not generate a reset. This means that the device cannot spend more than a defined delay in this power saving mode.

Caution:

n: When exiting Active Halt mode following an interrupt, OIE bit of MCCSR register must not be cleared before t_{DELAY} after the interrupt occurs (t_{DELAY} = 256 or 4096 t_{CPU} delay depending on option byte). Otherwise, the ST7 enters Halt mode for the remaining t_{DELAY} period.





1. This delay occurs only if the MCU exits Active Halt mode by means of a reset.






Figure 25. Active Halt mode flowchart

- 1. Peripheral clocked with an external clock source can still be active
- 2. Only the MCC/RTC interrupt and some specific interrupts on exit the MCU from Active Halt mode (such as external interrupt). Refer to *Table 25: Interrupt mapping on page 52* for more details.
- 3. Before servicing an interrupt, the CC register is jusicod on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped.

8.4.2 Halt mode

The Halt mode is the 'owest power consumption mode of the MCU. It is entered by executing the 'HALT' incluction when the OIE bit of the Main Clock Controller Status register (MCCSR) is cleared (see Section 10.2: Main clock controller with real-time clock and beeper (MCCRTC) on page 70 for more details on the MCCSR register).

The MCU can exit Halt mode on reception of either a specific interrupt (see *Table 25: 'n.c.rupt mapping*) or a reset. When exiting Halt mode by means of a reset or an interrupt, incorcupt mapping) or a reset. When exiting Halt mode by means of a reset or an interrupt, incorcupt mapping) or a reset. When exiting Halt mode by means of a reset or an interrupt, incorcupt mapping) or a reset. When exiting Halt mode by means of a reset or an interrupt, incorcupt mapping or a reset or an and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 27*).


When entering Halt mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.


In Halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).


The compatibility of Watchdog operation with Halt mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction, when executed while the Watchdog system is enabled, can generate a Watchdog reset (see *Section 14.1 on page 178* for more details).











- 1. WDGHALT is an option bit. See Section 14.1: Flash device configuration on page 178 for more details.
- 2. Peripheral clocked with an external clock source can still be active.
- Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to 3. Table 25: Interrupt mapping for more details.
- Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is 4. popped.



Halt mode recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as "Input Pull-up with Interrupt" before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the sensitivity level of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the interrupt mask in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing that HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).



9 I/O ports

9.1 Introduction

The I/O ports offer different functional modes:

transfer of data through digital inputs and outputs,

and for specific pins:

- external interrupt generation,
- alternate signal input/output for the on-chip peripherals.

vas solete Production An I/O port contains up to eight pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

9.2 **Functional description**

Each port has two main registers:

- Data Register (DR)
- Data Direction Register (DDR)

and one optional register:

Option Register (OR)

Each I/O pin may be programmed us ng the corresponding register bits in the DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register (for specific ports which do not provide this register refer to Section 9.3: I/O port implementation on page 63). The generic I/O block diagram. It shown in Figure 28.

9.2.1 Input modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

Writing the DR register modifies the latch value but does not affect the pin status. 1

- When switching from input to output mode, the DR register has to be written first to drive the 2 correct level on the pin as soon as the port is configured as an output.
- 3 Do not use read/modify/write instructions (BSET or BRES) to modify the DR register as this might corrupt the DR content for I/Os configured as input.



Note:

External interrupt function

When an I/O is configured as 'Input with Interrupt', an event on this I/O can generate an external interrupt request to the CPU.

Each pin can independently generate an interrupt request. The interrupt sensitivity is independently programmable using the sensitivity bits in the EICR register.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see pinout description and interrupt section). If several input pins are selected simultaneously as interrupt sources, these are first detected according to the sensitivity bits in the EICR register and then logically ORed.

The external interrupts are hardware interrupts, which means that the request latch (not accessible directly by the application) is automatically cleared when the corresponding interrupt vector is fetched. To clear an unwanted pending interrupt by software, the sensitivity bits in the EICR register must be modified.

9.2.2 Output modes

The output configuration is selected by setting the corresponding DDA register bit. In this case, writing the DR register applies this digital value to the $I/\tilde{\psi}$ pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by sot ware through the OR register: Output push-pull and open-drain.

Table 27.	DR register value and	outpul pin status
-----------	-----------------------	-------------------

DR	Push-pull	Open-drain
0	V _{ss}	V _{SS}
1	V _{DD}	Floating

9.2.3 Alternote Sunctions

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming.


When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin must be configured in input mode. In this case, the pin state is also digitally readable by addressing the DR register.

Note:

Input pull-up configuration can cause an unexpected value at the input of the alternate peripheral input. When an on-chip peripheral uses a pin as input and output, this pin has to be configured in input floating mode.





I/O port general block diagram Figure 28.



		Configuration mode	Dull un	P-buffer	Dio	des
		Colly 2 dr a roll mode	Pull-up	P-buller	to V _{DD}	to V _{SS}
	Input	Fipating with/without Interrupt	Off	Off		
		Pull-up with/without Interrupt	On	01	On	
26		Push-pull	Off	On	Oli	On
SO'	Output	Open drain (logic level)	Oli	Off		
00-		True open drain	NI	NI	NI ⁽¹⁾	
	1. The dio	de to V_{DD} is not implemented in the true	e open drain pade	s. A local protec	tion between th	e pad and

The diode to V_{DD} is not implemented in the true open drain pads. A local protection between the pad and V_{SS} is implemented to protect the device against positive stress. 1.


Legend:

NI = not implemented

Off = implemented not activated

On = implemented and activated







 When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

Caution: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.



Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

9.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe irransitions are illustrated in *Figure 29.* Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrurt generation.





9.4

Low power modes

Table 30. Effect of low power modes on I/O ports

Mode	Description
Wait	No effect on I/O ports. External interrupts cause the device to exit from Wait mode.
Halt	No effect on I/O ports. External interrupts cause the device to exit from Halt mode.

9.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).



Table 31.	I/O port interrupt control/wake-up capability
-----------	---

Interrupt event	Event flag	Enable Control bit	Exit from WAIT	Exit from HALT
External interrupt on selected external event	-	DDRx, ORx	Yes	Yes

9.5.1 I/O port implementation

The I/O port register configurations are summarized Table 32.

Table 32.Port configuration

Port	Din nome	Pin name		Output (DDR = 1)		
FOIL	Fin name	OR = 0	OR = 1	OR = 0	0R = 1	
	PA7:6	Floa	ating	True ope	en druin	
Port A	PA5:4	Floating	Pull-up	Open drair	Push-pull	
	PA3	Floating	Floating interrupt	Opon drain	Push-pull	
Port B	PB3	Floating	Floating interrupt	Open drain	Push-pull	
FUILD	PB4, PB2:0	Floating	Pull-up inter upt	Open drain	Push-pull	
Port C	PC7:0	Floating	Pull-un	Open drain	Push-pull	
Port D	PD5:0	Floating	Full-up	Open drain	Push-pull	
Port E	PE1:0	Floating	Pull-up	Open drain	Push-pull	
	PF7:6, 4	Floating	Pull-up	Open drain	Push-pull	
Port F	PF2	Floating	Floating interrupt	Open drain	Push-pull	
	PF1:0	Floating	Pull-up interrupt	Open drain	Push-pull	

Table 33 10 port register map and reset values

	Audress (Hex.)	Register label	7	6	5	4	3	2	1	0
10	Reset value of all	I/O port registers	0	0	0	0	0	0	0	0
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0000h	PADR								
$\sim$	0001h	PADDR	MSB							LSB
U	0002h	PAOR								
	0003h	PBDR								
	0004h	PBDDR	MSB							LSB
	0005h	PBOR								
	0006h	PCDR								
	0007h	PCDDR	MSB							LSB
	0008h	PCOR								



Table 33. I/O port register map and reset values

	Register label	7	6	5	4	3	2	1	0
0009h	PDDR								
000Ah	PDDDR	MSB							LSB
000Bh	PDOR								
000Ch	PEDR								
000Dh	PEDDR	MSB							LSB
000Eh	PEOR								
000Fh	PFDR								
0010h	PFDDR	MSB						10	L SB
0011h	PFOR								
	PFDDR PFOR								



#### **On-chip peripherals** 10

#### 10.1 Watchdog timer (WDG)

#### 10.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared. oductis

#### 10.1.2 Main features

- Programmable free-running downcounter
- Programmable reset
- Reset (if Watchdog activated) when the T6 bit reaches zon
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

#### 10.1.3 **Functional description**

The counter value stored in the Watc'ido, Control register (WDGCR bits T[6:0]), is decremented every 16384 f_{OSC2} cyclec (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (16 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 30µs

The application program must write in the WDGCR register at regular intervals during norma operation to prevent an MCU reset. This downcounter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the WDGCR register must be Le'ween FFh and C0h:

- The WDGA bit is set (Watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the Watchdog produces a reset (see Figure 31: Approximate timeout duration). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see Figure 32).


Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the Watchdog is activated, the HALT instruction generates a reset.








#### 10.1.4 How to program the Watchdog timeout

*Figure 31* shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in *Figure 32*.

**Caution:** When writing to the WDGCR register, always wine 1 in the T6 bit to avoid generating an immediate reset.



Doc ID 13841 Rev 1

#### Figure 31. Approximate timeout duration

5

	DSC2			
$t_{max0} = 16384 \text{ x } t_{OSC2}$				
$t_{OSC2}$ = 125ns if $f_{OSC2}$ = 8 M CNT = value of T[5:0] bits in MSB and LSB are values fro register	the WDGCR registe	er (6 bits) epending on the timebase selected I	by the TB[1:0] bits	in the MCCS
TB1 bit     TB0 bit       (MCCSR reg.)     (MCCSR reg.)         Selected MCCSR timebase     MSB				LSB
0	0	2ms	4	59
0	1	4ms	8	53
1	0	10ms	20	35
1	1	25ms	43	54
L ' J		384 × CNT × t _{os.2}		
	$6384 \times \left( CNT - \left[ \frac{4CN}{MS} \right] \right)$	$\frac{\text{IT}}{\text{D}} \to (.92 \text{ LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$	×t _{osc2}	
ELSE $t_{min} = t_{min0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$ To calculate the maximum V	$6384 \times \left( CNT - \left[ \frac{4CN}{M2} \right] \right)$	$\frac{\text{IT}}{\text{D}} \rightarrow (192 \text{ J} \text{ LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$		
ELSE $t_{min} = t_{min0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$ To calculate the maximum V IF CNT $\leq \begin{bmatrix} MSB \\ 4 \end{bmatrix}$ THEN ELSE $t_{max} = t_{m xx0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$	$5384 \times \left( \text{CNT} - \left[ \frac{4\text{CN}}{\text{MS}} \right] \right)$ Vatchdog timeou't (t _m $\star$ max t _{max0} + 16 $6384 \times \left( \text{CNT} - \left[ \frac{4\text{CI}}{\text{MS}} \right] \right)$	$\frac{\text{IT}}{\text{D}} \rightarrow (192 \text{ LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$ ax): $\frac{1}{3384} \times \text{CNT} \times t_{\text{osc2}}$ $\frac{\text{NT}}{\text{SB}} \rightarrow (192 \text{ LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$	]×t _{osc2}	
ELSE $t_{min} = t_{min0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$ To calculate the maximum V IF CNT $\leq \begin{bmatrix} MSB \\ 4 \end{bmatrix}$ THEN ELSE $t_{max} = t_{m xx0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$	$6384 \times \left( \text{CNT} - \left[ \frac{4\text{CN}}{\text{MS}} \right] \right)$ Vatchdog timeout (t _m $\star$ max $t_{\text{max0}} + 16$ $6384 \times \left( \text{CNT} - \left[ \frac{4\text{CI}}{\text{MS}} \right] \right)$ the, division results minimized	$\frac{\text{IT}}{\text{D}} \rightarrow (192 \text{ LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$ ax): $\frac{1}{384} \times \text{CNT} \times t_{\text{osc2}}$ $\frac{\text{NT}}{\text{B}} \rightarrow (192 \text{ LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$ ust be rounded down to the next interval	]×t _{osc2}	
ELSE $t_{min} = t_{min0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$ To calculate the maximum V IF CNT $\leq \begin{bmatrix} MSB \\ 4 \end{bmatrix}$ THEN ELSE $t_{max} = t_{mix0} + \begin{bmatrix} 10 \\ 10 \end{bmatrix}$ NCTL: In the above formula	$5384 \times \left( \text{CNT} - \left[ \frac{4\text{CN}}{\text{MS}} \right] \right)$ Vatchdog timeou't (t _m $m_{\text{EX}}$ t _{max0} + 16 $6384 \times \left( \text{CNT} - \left[ \frac{4\text{CI}}{\text{MS}} \right] \right)$ te, division results mu ut selected in MCCS	$\frac{\text{IT}}{\text{D}} \rightarrow (192 \times \text{LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$ ax): $3384 \times \text{CNT} \times t_{\text{osc2}}$ $\frac{\text{NT}}{\text{SB}} \rightarrow (192 + \text{LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]$ ust be rounded down to the next inter R register	]×t _{osc2}	• • •

128

# Figure 32. Exact timeout duration ( $t_{min}$ and $t_{max}$ )

705018

3F



128.552

### 10.1.5 Low power modes

Mode			Description
Slow		la al a av	
Wait	No effect on Watc	naog	
	OIE bit in MCCSR register	WDGHALT bit in option byte	
Halt	0	0	No Watchdog reset is generated. The MCU enters Halt mode. The Watchdog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external interrupt or a reset. If an external interrupt is received, the Watchdog restarts counting after 256 or 4006 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state) unless Hardware V acchdog is selected by option byte. For apple ation recommendations, see <i>Section 10.1.7</i> herew.
	0	1	A reset is constated.
	1	x_0	No recet is generated. The MCU enters Active Halt mode. The Watchdog counter is not decremented. It top counting. When the MCU receives an oscillator interrupt or external interrupt, the Watchdog restarts counting immediately. When the MCU receives a reset the Watchdog restarts counting after 256 or 4096 CPU clocks.

#### Table 34. Effect of lower power modes on Watchdog

# 10.1.6 Hardware Watchdog option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to the option byte description in Section 14.1:  $r^{-1}ach$  device configuration on page 178.

10 7

# Using Halt mode with the WDG (WDGHALT option)

The following recommendation applies if Halt mode is used when the watchdog is enabled: Before executing the HALT instruction, refresh the WDG counter to avoid an unexpected WDG reset immediately after waking up the microcontroller.

### 10.1.8 Interrupts

None.



# 10.1.9 Control register (WDGCR)




 Table 35.
 WDGCR register description

Bit	Name	Function
7	WDGA	Activation bit This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset. 0: Watchdog disabled 1: Watchdog enabled <i>Note: This bit is not used if the hardware watchdog criticity is enabled by option byte.</i>
6:0	T[6:0]	7-bit counter (MSB to LSB) These bits contain the value of the Watchde 1 counter, which is decremented every 16384 f _{OSC2} cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 is cleared).

Table 36. Watchdog timer registor map and reset values

Address (Hex.)	Register labe!	1	6	5	4	3	2	1	0
002Ah	WDGCR	WDGA	T6	T5	T4	Т3	T2	T1	Т0
	reset value	0	1	1	1	1	1	1	1

# 10.2 Main clock controller with real-time clock and beeper (MCC/RTC)

The main clock controller consists of three different functions:

- a programmable CPU clock prescaler
- a clock-out signal to supply external devices
- a real-time clock timer with interrupt capability

Each function can be used independently and simultaneously.

# **10.2.1** Programmable CPU clock prescaler

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages Slow power saving mode (see *Section 8.2: Slow mode on page 53* for more details).

The prescaler selects the  $f_{CPU}$  main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.



### 10.2.2 Clock-out capability

The clock-out capability is an alternate function of an I/O port pin that outputs the  $f_{CPU}$  clock to drive external devices. It is controlled by the MCO bit in the MCCSR register.

**Caution:** When selected, the clock out pin suspends the clock during Active Halt mode.

### 10.2.3 Real-time clock (RTC) timer


The counter of the real-time clock timer allows an interrupt to be generated based on an accurate real-time clock. Four different time bases depending directly on  $f_{OSC2}$  are available. The whole functionality is controlled by four bits of the MCCSR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters Active Halt mode when the HALT instruction is executed. See *Section 8.4: Active Halt and Halt modes on page 55* for more details.

### 10.2.4 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the Beep pin (I/O port alternate function).







57

#### 10.2.5 Low power modes

Table 37. Effect of low power modes on MCC/RTC

Mode	Description
Wait	No effect on MCC/RTC peripheral. MCC/RTC interrupt causes the device to exit from Wait mode.
Active Halt	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt causes the device to exit from Active Halt mode.
Halt	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with 'Exit from Halt' capability.

#### 10.2.6 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Table 38.	MCC/RTC interrupt control/wake-up capability	
-----------	----------------------------------------------	--

Interrupt event	Event flag	Enable control luit	Exit from WAIT	Exit from HALT	
Time base overflow event	OIF	015	Yes	No ⁽¹⁾	

1. The MCC/RTC interrupt wakes up the MCU from Acuve Jait mode, not from Halt mode.

#### 10.2.7 **MCC** registers

)

## MCC control/status register (MCCSR)

	MCCSR					Reset value: 0000 0000 (00			
		7	6	5	4	3	2	1	0
	М	CC	CP[1	:0]	SMS	TB[	1:0]	OIE	OIF
18	R/W		R/W R/W		R/W	R/	W	R/W	R/W
SON									
$\sim$	Table	e 39. I	MCCSR re	gister des	scription				
0.	Bit	Bit Name Function							

#### Table 39. MCCSR register description

Bit	Name	Function
7	МСО	<ul> <li>Main Clock Out selection</li> <li>This bit enables the MCO alternate function on the PF0 I/O port. It is set and cleared by software.</li> <li>0: MCO alternate function disabled (I/O pin free for general-purpose I/O).</li> <li>1: MCO alternate function enabled (f_{CPU} on I/O port).</li> <li>Note: To reduce power consumption, the MCO function is not active in Active Halt mode.</li> </ul>




Bit	Name	Function
6:5	CP[1:0]	CPU Clock Prescaler These bits select the CPU clock prescaler which is applied in different slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software: 00: $f_{CPU}$ in Slow mode = $f_{OSC2}/2$ 01: $f_{CPU}$ in Slow mode = $f_{OSC2}/4$ 10: $f_{CPU}$ in Slow mode = $f_{OSC2}/8$ 11: $f_{CPU}$ in Slow mode = $f_{OSC2}/16$
4	SMS	<ul> <li>Slow Mode Select</li> <li>This bit is set and cleared by software.</li> <li>0: Normal mode. f_{CPU} = f_{OSC2}.</li> <li>1: Slow mode. f_{CPU} is given by CP1, CP0.</li> <li>See Section 8.2: Slow mode and Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) for more details.</li> </ul>
3:2	TB[1:0]	Time Base control These bits select the programmable divider time Las(). They are set and cleared by software (see <i>Table 40</i> ). A modification of the time Lase is taken into account at the end of the current period (previously set) to a 'ord an unwanted time shift. This allows to use this time base as a real time clock.
1	OIE	Oscillator interrupt Enable This bit set and cleared by convers. 0: Oscillator interrupt d'sablod 1: Oscillator interrupt enabled This interrupt can be used to exit from Active Halt mode. When this bit is set, calling the ST7 software HALT instruction enters the Active Halt power saving mode.
0	CIF	Oscillate interrupt Flag This on is set by hardware and cleared by software reading the MCCSR register. It indicates when set that the main oscillator has reached the selected elapsed time (1B1:0). 0: Timeout not reached 1: Timeout reached <b>Caution</b> : The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.

Table 39.	MCCSR register	description	(continued)
-----------	----------------	-------------	-------------

obsole	1: Timeout rea Caution: The register to avo	<ul> <li>0: Timeout not reached</li> <li>1: Timeout reached</li> <li>Caution: The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.</li> <li>D. Time base selection</li> </ul>				
U.	Counter procedur	Time	Time base		тво	
	Counter prescaler	f _{OSC2} = 4 MHz	f _{OSC2} = 8 MHz	- TB1	IBU	
	16000	4ms	2ms	0	0	
	32000	8ms	4ms	0	1	
	80000	20ms	10ms	1	0	
	200000	50ms	25ms	1	1	



# MCC beep control register (MCCBCR)



#### **MCCBCR** register description Table 41.

Bit	Name	Function
7:2	-	Reserved, must be kept cleared
1:0	BC[1:0]	Beep Control These 2 bits select the PF1 pin beep capability (see <i>Table 42</i> ). The peep output signal is available in Active Halt mode but has to be disabled to reduce the consumption.

# Table 42. Beep frequency selection

Table 42.	Beep frequency	selection			
BC1	BC0 Beep to de with f _{OSC2} = 8 MHz				
0	0	c c	Off		
0	1	2 kHz	Output		
1	0	~1 kHz	Beep signal		
1	110	~500 Hz	~50% duty cycle		

#### Table 43. Main clock controller register map and reset values

	Address (He∴.)	Fogister label	7	6	5	4	3	2	1	0
10	~0′2Bh	SICSR Reset value	0	AVDIE 0	AVDF 0	LVDRF x	0	0	0	WDGRF x
-50 ¹	002Ch	MCCSR Reset value	MCO 0	CP1 0	CP0 0	SMS 0	TB1 0	ТВ0 0	OIE 0	OIF 0
O _Q	002Dh	MCCBCR Reset value	0	0	0	0	0	0	BC1 0	BC0 0



# 10.3 16-bit timer

# 10.3.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (input capture) or generation of up to two output waveforms (output compare and PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timors, register names are prefixed with TA (Timer A) or TB (Timer B).

# 10.3.2 Main features

- Programmable prescaler:  $f_{CPU}$  divided by 2, 4 or  $\mathfrak{E}$
- Overflow status flag and maskable interrupt
- External clock input (must be at least four times slower than the CPU clock speed) with the choice of active edge
- 1 or 2 output compare functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedic า. วุด maskable interrupt
- 1 or 2 in per capture functions each with:
  - 2 dedicated 16-bit registers
  - > 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One pulse mode
- Reduced power mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)^(c)

The timer block diagram is shown in *Figure 34*.

c. Some timer pins may not be available (not bonded) in some ST7 devices. Refer to *Section 2: Pin description*. When reading an input signal on a non-bonded pin, the value will always be '1'.



10501

# 10.3.3 Functional description

#### Counter

The main block of the programmable timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high and low.

- Counter Register (CR)
  - Counter High Register (CHR) is the most significant byte (MSB)
  - Counter Low Register (CLR) is the least significant byte (LSB)
- Alternate Counter Register (ACR)
  - Alternate Counter High Register (ACHR) is the most significant byte (MSB)
  - Alternate Counter Low Register (ACLR) is the least significant byte (LSB)

These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (timer overflow flag). Include in the Status register (SR) (see note at the end of paragraph entitled *16-bit read sequence*).

Writing in the CLR register or ACLR register resets the free ranning counter to the FFFCh value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FrFCh in one pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in *Table 50*. The value in the counter register receats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:(1) bits. The timer frequency can be  $f_{CPU}/2$ ,  $f_{CPU}/4$ ,  $f_{CPU}/8$  or an external frequency.

**Caution:** In Flash devices, Timer A functionality has the following restrictions:

- TAOC2HR and TAOC2' R registers are write only
- Input Capture 2 is not implemented
- The corresponding interrupts cannot be used (ICF2, OCF2 forced by hardware to zero)







Figure 34. Timer block diagram

1. If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (see *Table 25: Interrupt mapping on page 52*).

### 16-bit read sequence

The 16-bit read sequence (from either the Counter register or the Alternate Counter register) is illustrated in the following *Figure 35*.

Figure 35. 16-bit read sequence



The user must first read the MSB, afterwhich the LSB value is automatically buffered.

This buffered value remains unchanged until the 16-bit read sequer ce is completed, even if the user reads the MSB several times.

After a complete reading sequence, if only the CLR regiser or ACLR register are read, they return the LSB of the count value at the time of the read.

Whatever the timer mode used (input capture, outrut compare, one pulse mode or PWM mode) an overflow occurs when the count or rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set
- A timer interrupt is generated ii:
  - TOIE bit of the CF1 revister is set and
  - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both are as

Clearing the overflow interrupt request is done in two steps:

1. Reading the SR register while the TOF bit is set.

2. An access (read or write) to the CLR register.

The TOF bit is not cleared by access to the ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by Wait mode.

In Halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a reset).

Noto:



#### **External clock**

The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.



CPU clock	hunnun is
Internal reset	
Timer clock	
- Counter register	( FFFD FFFE FFFE 0000 ( د ۲۰۰۰ ( 0002 ) 0003 )
Timer Overflow Flag (TOF)	

Figure 37. Counter timing diagram. internet clock divided by 4




Figure 38. Counter timing diagram, internal clock divided by 8

CPU clock	
Internal reset	l/
Timer clock	
Counter register	FFFC FFFD 0000
Timer Overflow Flag (TOF)	

Note:

ms0

The MCU is in reset state when the internal reset signal is high; when it is low the MCU is running.



#### Input capture

In this section, the index, *i*, may be 1 or 2 because there are two input capture functions in the 16-bit timer.

The two 16-bit input capture registers (IC1R/IC2R) are used to latch the value of the free running counter after a transition is detected on the ICAP*i* pin (see *Figure 40*).

#### Table 44.Input capture byte distribution

Register	MS byte	LS byte	
ICiR	IC <i>i</i> HR	IC <i>i</i> LR	

The ICiR registers are read-only registers.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter: (f_{CPU}/CC[1:0]).

#### Procedure

To use the input capture function select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see *Table 50*).
- Select the edge of the active transition on the 'CAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

Select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin mest be configured as floating input or input with pull-up without interrupt if this configuration is available).

When an input capture occurs:

- CFi bit is set.
- The IC*i*R register contains the value of the free running counter on the active transition on the ICAP*i* pin (see *Figure 40*).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.


Clearing the Input Capture interrupt request (that is, clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set
- 2. An access (read or write) to the ICiLR register






- Note: 1 After reading the ICiHR register, transfer of input capture data is inhibited and ICFi will never be set until the ICiLR register is also read.
  - 2 The ICiR register contains the free running counter value which corresponds to the most recent input capture.
  - 3 The two input capture functions can be used together even if the timer also uses the two output compare functions.
  - 4 In One pulse mode and PWM mode only Input Capture 2 can be used.
  - 5 The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function. Moreover if one of the ICAPi pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set. This can be avoided if the input capture function i is disabled by reading the ICiHR (see note 1).
  - The TOF bit can be used with interrupt generation in order to measure events that go 6 beyond the timer range (FFFFh).
  - 7 In Flash devices, the ICAP2 registers (TAIC2HR, TAIC2LR) are not available on Timer A. The corresponding interrupts cannot be used (ICF2 is forced by 1.activare to 0).



#### Figure 39. Input capture block diagram

#### Figure 40. Input capture timing diagram





#### Output compare

In this section, the index, *i*, may be 1 or 2 because there are two output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OC/E bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare register 1 (OC1R) and Output Compare register ? (OC2R) contain the value to be compared to the counter register each timer clock cycle.

#### Table 45. Output compare byte distribution

Register	MS byte	LS byte
OCiR	OC <i>i</i> HR	OCiLR

These registers are readable and witable and are 1 c⁺ a fected by the timer hardware. A reset event changes the OC_iR value to 8000h.

Timing resolution is one count of the free running counter: (f_{CPU}/CC[1:0]).

#### Procedure

To use the Output Compare function, select the following in the CR2 register:

- Set the OC/E bit if an pulput is needed then the OCMP/ pin is dedicated to the output compare *i* signal.
- Select the in e. clock (CC[1:0]) (see Table 50).

And selen the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCF*i* bit is set
- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset)
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OC_iR register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC} i \text{R} = \frac{\Delta t * f_{\text{CPU}}}{\text{PRESC}}$$

Where:

- $\Delta t$  = Output compare period (in seconds)
- $f_{CPU}$  = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits; see Table 50)



If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC}i\text{R} = \Delta t \star f_{\text{EXT}}$$

Where:

Clearing the output compare interrupt request (that is, clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OC*i*LR register.

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OC*i*HR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCF*i* bit, vince: may be already set).
- Write to the OCiLR register (enables the output compar∈ function and clears the OCFi bit).
- Note: 1 After a processor write cycle to the OCiHR register. In cutput compare function is inhibited until the OCiLR register is also written.
  - 2 If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit will not appear when a match is found but ar interrupt could be generated if the OCIE bit is set.
  - 3 In both internal and external clock modes, OCFi and OCMPi are set while the counter value equals the OCiR register value (see Figure 42 on page 84 for an example with f_{CPU}/2 and Figure 43 on page 84 for an example with f_{CPU}/4). This behavior is the same in OPM or PWM mode.
  - 4 The output compared unctions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
  - 5 The value in the 16-bit OCiR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed an equit.

#### Forced output compare capability

When the FOLV*i* bit is set by software, the OLVL*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit = 1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVL*i* bits have no effect in both one pulse mode and PWM mode.








Figure 41. Output compare block diagram











#### One Pulse mode

One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.


The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

### Procedure

To use One Pulse mode:

- Load the OC1R register with the value corresponding to the length of the pulse (see the 1 formula below).
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pincluring the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the LaDG1 bit (the ICAP1 pin must be configured as floating input).
- Select the following in the CR2 register: З.
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 _ function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (3co Table 50).

#### Figure 44. One pulse mode cycle



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (that is, clearing the ICFi bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.



ductls

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC IR value = \frac{t * f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds) $f_{CPU} = CPU clock frequency (in hertz)$ PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits; see*Table 50*)

If the timer clock is an external clock the formula is:


Where:

t = Pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin (see *Figure 45*)


- Note: 1 The OCF1 bit cannot be set by hardware in one pulse node but the OCF2 bit can generate an Output Compare interrupt.
  - 2 When the Pulse Width Modulation (PVM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
  - 3 If OLVL1 = OLVL2 a continuous signal will be seen on the OCMP1 pin.
  - 4 The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is set each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates mumupt if ICIE is set.
  - 5 When Compute mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.
  - 5 In Flash devices, Timer A OCF2 bit is forced by hardware to 0.



1. IEDG1 = 1, OC1R = 2ED0h, OLVL1 = 0, OLVL2 = 1



#### Figure 46. Pulse width modulation mode timing example with two output compare functions⁽¹⁾



1. OC1R = 2ED0h, OC2R = 34E2, OLVL1 = 0, OLVL2 = 1

#### Pulse Width Modulation mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse Width Modulation mode uses the complete Output Compare Theorem plus the OC2R register, and so this functionality can not be used when rV/M mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).


#### Procedure

To use Pulse Width Modulation mode:

- Load the OC2R register with the value corresponding to the period of the signal using 1. the formula below.
- Load the OC1R register with the value corresponding to the period of the pulse if 2.  $(OLVL1 = 0 \text{ and } OL^{1}L2 = 1)$  using the formula in the opposite column.
- 3. Select the following in the CR1 register:
  - I's no the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 10501E Select the following in the CR2 register:
  - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
  - Set the PWM bit.
  - Select the timer clock (CC[1:0]) (see Table 50).







If OLVL1 = 1 and OLVL2 = 0, the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2, a continuous signal will be seen on the OCMP1 pin

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OCiR value = \frac{t * f_{CPU}}{PRE C} 5$$

Where:

t = Signal or pulse period (in seconds) f_{CPU} = CPU clock frequency (in hertz) PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits; see *Table 50*)

If the timer clock is an external clock the formula is:

Where.

'EXT

= Signal or pulse period (in seconds)

= External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (see Figure 46).

- 1 After a write instruction to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
- 2 The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- 3 The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4 In PWM mode the ICAP1 pin cannot be used to perform input capture because it is not connected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be



set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generate an interrupt if ICIE is set.

- 5 When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 6 In Flash devices, the TAOC2HR, TAOC2LR registers in Timer A are "write only". A read operation returns an undefined value.
- 7 In Flash devices, the ICAP2 registers (TAIC2HR, TAIC2LR) are not available in Timer A. The ICF2 bit is forced by hardware to 0.

# 10.3.4 Low power modes

#### Table 46.Effect of low power modes on 16-bit timer

Mode	Description
Wait	No effect on 16-bit timer. Timer interrupts cause the device to exit from Wait mode.
Halt	16-bit timer registers are frozen. In Halt mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with 'Exit from Halt mode' capability or from the counter reset value vition the MCU is woken up by a reset. If an input capture event occurs on the ICAP pice, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with 'Exit from Halt mode' capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from Halt mode is captured into the IC/R rcgioter.

# 10.3.5 Interrupts

#### Table 47. 16-bit time) interrupt control/wake-up capability

				,	
	Interrupt event ⁽¹⁾	Event flag	Enable Control bit	Exit from WAIT	Exit from HALT
	Input Garturen event/counter reset in PWM mode	ICF1	ICIE		
Obsole	npui Capture 2 event	ICF2 ⁽²⁾			No
	Output Compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	
	Output Compare 2 event (not available in PWM mode)	OCF2 ⁽²⁾	UCIE		
	Timer Overflow event	TOF	TOIE		

1. The 16-bit timer interrupt events are connected to the same interrupt vector (see *Section 7: Interrupts*). These events generate an interrupt if the corresponding Enable Control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

2. In Flash devices, the ICF2 and OCF2 bits are forced by hardware to 0 in Timer A, hence there is no interrupt event for these flags.



# 10.3.6 Summary of timer modes

#### Table 48.Summary of timer modes

	Timer resources						
Mode	Input Input Capture 1 Capture 2		Output Compare 1	Output Compare 2			
Input Capture (1 and/or 2)	Yes	Yes ⁽¹⁾⁽²⁾	Yes	Yes ⁽³⁾			
Output Compare (1 and/or 2)	165	Yes ⁽²⁾	165				
One Pulse mode	No	Not recommended ⁽²⁾⁽⁴⁾	No	Partially(*) No			
PWM mode	NO	Not recommended ⁽²⁾⁽⁵⁾					

1. See Note 5 and Note 6 in One Pulse mode on page 85.

2. In Flash devices, Input Capture 2 is not implemented in Timer A. ICF2 t t is for red by hardware to 0.

3. In Flash devices, the TAOC2HR, TAOC2LR registers are write only in Timor A. Output Compare 2 event cannot be generated, OCF2 is forced by hardware to 0.

4. See Note 4 in One Pulse mode on page 85.

5. See Note 4 in Pulse Width Modulation mode on page 8.7.

# 10.3.7 16-bit timer registers

Each timer is associated with 3 control and status registers, and with 6 pairs of data registers (16-bit values) relating to the 2 input captures, the 2 output compares, the counter and the alternate counter

# Control Register 1 (CR1)

- * (

CR1						Rese	et value: 0000	0000 (00h)	
	× C7	6	5	4	3	2	1	0	
	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1	
70 ⁵⁰	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

#### Table 49. CR1 register description

Bit	Name	Function
7	ICIE	<ul> <li>Input Capture Interrupt Enable</li> <li>0: Interrupt is inhibited.</li> <li>1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.</li> </ul>
6	OCIE	Output Compare Interrupt Enable 0: Interrupt is inhibited. 1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.



Bit	Name	Function
5	TOIE	Timer Overflow Interrupt Enable 0: Interrupt is inhibited. 1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.
4	FOLV2	<ul> <li>Forced Output compare 2</li> <li>This bit is set and cleared by software.</li> <li>0: No effect on the OCMP2 pin.</li> <li>1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.</li> </ul>
3	FOLV1	Forced Output compare 1 This bit is set and cleared by software. 0: No effect on the OCMP1 pin. 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.
2	OLVL2	Output Level 2 This bit is copied to the OCMP2 pin whenever a structions of the comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse mode and Pulse Width modulation mode.
1	IEDG1	Input Edge 1 This bit determines which type of level transition on the ICAP1 pin will trigger the capture. 0: A falling edge triggers the capture. 1: A rising edge triggers the capture.
0	OLVL1	Output Level 1 The OLVL: bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

#### Table 49. CR1 register description (continued)

# Control Register 2 (CR2)

	Reset value: 0000 0000 (00h)							
10	7	6	5	4	3	2	1	0
c01	OC1E	OC2E	OPM	PWM	CC[	1:0]	IEDG2	EXEDG
002	R/W	R/W	R/W	R/W	R/	W	R/W	R/W

# Table 50. CR2 register description


Bit	Name	Function
7	OCIE	<ul> <li>Output Compare 1 Pin Enable</li> <li>This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and One-Pulse mode).</li> <li>Whatever the value of the OC1E bit, the Output Compare 1 function of the timer remains active.</li> <li>0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).</li> <li>1: OCMP1 pin alternate function enabled.</li> </ul>



Bit	Name	Function
6	OC2E	Output Compare 2 Pin Enable This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the Output Compare 2 function of the timer remains active. 0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O). 1: OCMP2 pin alternate function enabled.
5	OPM	One Pulse Mode 0: One Pulse mode is not active. 1: One Pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.
4 PWN 3:2 CC[1:0		Pulse Width Modulation 0: PWM mode is not active. 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.
		Clock Control The timer clock mode depends on these bits 00: Timer clock = f _{CPU} /4 01: Timer clock = f _{CPU} /2 10: Timer clock = f _{CPU} /8 11: Timer clock = external clock (where available) Note: If the external clock pin is not available, programming the external clock configuration stops the counter.
1	IEDG2	Input Edge 2 This but determines which type of level transition on the ICAP2 pin will trigger the capture. 0: A ralling edge triggers the capture. 1: A rising edge triggers the capture.
	EXEDG	<ul> <li>External Clock Edge</li> <li>This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.</li> <li>0: A falling edge triggers the counter register.</li> <li>1: A rising edge triggers the counter register.</li> </ul>

Table 50.	<b>CR2 register</b>	description	(continued)	)
	On Z register	acouption	Commucu	,

# Control/Status Register (CSR)





Tab							
Bit	Name	Function					
7	ICF1	<ul> <li>Input Capture Flag 1</li> <li>0: No Input Capture (reset value).</li> <li>1: An Input Capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.</li> </ul>					
6 C		Output Compare Flag 1 0: No match (reset value). 1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.					
5	TOF	<ul> <li>Timer Overflow Flag</li> <li>0: No timer overflow (reset value).</li> <li>1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CF (C¹-n) register. Note: Reading or writing the ACLR register does not clear TCF.</li> </ul>					
4	ICF2	Input Capture Flag 2 0: No input capture (reset value). 1: An Input Capture has occurred on the ICAP2 pm. To clear this bit, first read the SF register, then read or write the low byte of the IC2R (IC2LR) register.					
3	OCF2	Output Compare Flag 2 0: No match (reset value). 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR, register.					
2	TIMD	Timer Disable This bill of set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled. 0: Timer enabled. 1: Timer prescaler, counter and outputs disabled.					
1:0 -		Reserved, must be kept cleared.					
	•	·					
Inp	Input Capture 1 High Register (IC1HR)						
This	is an 8	-bit register that contains the high part of the counter value (transferred by the					

Table 51.	CSR register description	
	I SE FORIETOR RECEIPTING	٦n
		JII

# Input Capture 1 High Register (IC1HR)


This is an 8-bit register that contains the high part of the counter value (transferred by the input capture 1 event).

IC1HR						Reset value	e: undefined
7	6	5	4	3	2	1	0
MSB							LSB
RO	RO	RO	RO	RO	RO	RO	RO




# Input Capture 1 Low Register (IC1LR)

This is an 8-bit register that contains the low part of the counter value (transferred by the input capture 1 event).




# Output Compare 1 High Register (OC1HR)

This is an 8-bit register that contains the high part of the value to be compared to the CI-IR register.




# Output Compare 1 Low Register (CCiLR)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.



# Output Compare 2 High Register (OC2HR)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.






1050


# Output Compare 2 Low Register (OC2LR)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.




#### **Counter High Register (CHR)**

This is an 8-bit register that contains the high part of the counter value.




### **Counter Low Register (CLR)**

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.



#### Alternate Counter High Register (ACHR)


This is an 8-bit register that contains the high part of the counter value.






# Alternate Counter Low Register (ACLR)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.



# Input Capture 2 High Register (IC2HR)

This is an 8-bit register that contains the high part of the counter value (transferred by the Input Capture 2 event).



Note:

In Flash devices, this register is not implemented for Timer A.

# Input Capture 2 Low Fegister (IC2LR)

This is an 8-bit register that contains the low part of the counter value (transferred by the Input Capture 2 e 'en'.).

	1C2LF							e: undefined
	× C7	6	5	4	3	2	1	0
26	MSB							LSB
SU	RO	RO	RO	RO	RO	RO	RO	RO

Note: In Flash devices, this register is not implemented for Timer A.

#### Table 52. 16-bit timer register map and reset values

. (

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Timer A: 32	CR1	ICIE	OCIE	TOIE	FOLV2 ⁽¹⁾	FOLV1	OLVL2	IEDG1	OLVL1
Timer B: 42	Reset value	0	0	0	0	0	0	0	0
Timer A: 31	CR2	OC1E	OC2E ⁽¹⁾	OPM	PWM	CC1	CC0	IEDG2 ⁽¹⁾	EXEDG
Timer B: 41	Reset value	0	0	0	0	0	0	0	0



Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Timer A: 33 Timer B: 43	CSR Reset value	ICF1 x	OCF1 x	TOF x	ICF2 ⁽²⁾ x	OCF2 ⁽²⁾ x	TIMD 0	- X	- X
Timer A: 34 Timer B: 44	IC1HR Reset value	MSB x	x	x	x	x	x	x	LSB x
Timer A: 35 Timer B: 45	IC1LR Reset value	MSB x	x	x	x	x	x	x	LSB x
Timer A: 36 Timer B: 46	OC1HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
Timer A: 37 Timer B: 47	OC1LR Reset value	MSB 0	0	0	0	0	0	0	GL&B 0
Timer A: 3E ⁽³⁾ Timer B: 4E	OC2HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
Timer A: 3F ⁽³⁾ Timer B: 4F	OC2LR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
Timer A: 38 Timer B: 48	CHR Reset value	MSB 1	1	1	1	20	1	1	LSB 1
Timer A: 39 Timer B: 49	CLR Reset value	MSB 1	1	1	SO	1	1	0	LSB 0
Timer A: 3A Timer B: 4A	ACHR Reset value	MSB 1	1		1	1	1	1	LSB 1
Timer A: 3B Timer B: 4B	ACLR Reset value	MSB 1	(5)	1	1	1	1	0	LSB 0
Timer A: 3C ⁽⁴⁾ Timer B: 4C	IC2HR Reset value	MSE X	x	x	x	x	x	x	LSB x
Timer A: 3D ⁽⁴⁾ Timer B: 4D	IC2L ८ Rese ⁺ value	MSB x	x	x	x	x	x	x	LSB x

Table 52. 16-bit timer register map and reset values (continued)

1. In Flash dev. : is it is the bits are not used in Timer A and must be kept cleared.

2. In Flash Covices, these bits are forced by hardware to 0 in Timer A.

3. In Flash devices, the TAOC2HR and TAOC2LR registers are write only; reading them will return undefined values.

. In Flash devices, the TAIC2HR and TAIC2LR registers are not present.

# **10.4** Serial peripheral interface (SPI)

# 10.4.1 Introduction

The serial peripheral interface (SPI) allows full-duplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves. However, the SPI interface cannot be a master in a multi-master system.



# 10.4.2 Main features

- Full duplex synchronous transfers (on 3 lines)
- Simplex synchronous transfers (on 2 lines)
- Master or slave operation
- 6 master mode frequencies (f_{CPU}/4 max.)
- f_{CPU}/2 max. slave mode frequency (see note)
- SS Management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, Master mode fault and Overrun flags

Note: In slave mode, continuous transmission is not possible at maximum frequency due to the software overhead for clearing status flags and to initiate the next transmission sequence.

# 10.4.3 General description

*Figure 48* shows the serial peripheral interface (SPI) block dirugi an. The SPI has three registers:

- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through four pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Shave In data
- SCK: Serial Clock cut by SPI masters and input by SPI slaves
- SS: Slave celect: This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master MCU.

Jbsolete






Figure 48. Serial peripheral interface block diagram

#### Functional description

A basic example of interconnections between a single master and a single slave is illustrated in *Figure 19*.

The MOCI pine are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits clata to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see *Figure 52*) but master and slave must be programmed with the same timing mode.






Figure 49. Single master/single slave application

#### **Slave Select management**

As an alternative to using the  $\overline{SS}$  pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see *Figure 51*).

In software management, the external  $\overline{SS}$  pin is free tor other application uses and the internal  $\overline{SS}$  signal level is driven by writing to the  $\overline{SS}$  but in the SPICSR register.

In Master mode:

- SS internal must be held high continuously

Depending on the data/clock timing relationship, there are two cases in Slave mode (see *Figure 50*):

If CPHA = 1 (data latched on second clock edge):


SS internal must be held low during the entire transmission. This implies that in single slave applications the SS pin either can be tied to V_{SS}, or made free for standard I/O by managing the SS function by software (SSM = 1 and SSI = 0 in the in the SPICSR register)

CPHA = 0 (data latched on first clock edge):
 - SS internal must be held low during the each byte to allow the elevent Write Communication


- SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see *Write collision error (WCOL) on page 104*).











#### Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (reform to the description of the SPICSR register).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

#### How to operate the SPI in master mode

To operate the GP in master mode, perform the following steps in order:

- 1. Write to the SPICR register:
  - Select the clock frequency by configuring the SPR[2:0] bits.
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits. *Figure 52* shows the four possible configurations.

Note: The slave must have the same CPOL and CPHA settings as the master.

- 2. Write to the SPICSR register:
  - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the  $\overline{SS}$  pin high for the complete byte transmit sequence.
- 3. Write to the SPICR register:
  - Set the MSTR and SPE bits.

Note: MSTR and SPE bits remain set only if SS is high.

**Caution:** If the SPICSR register is not written first, the SPICR register setting (MSTR bit) might not be taken into account.

The transmit sequence begins when software writes a byte in the SPIDR register.



#### Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set.
- 2. A read to the SPIDR register.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSA register is read.

#### Slave mode operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following Pations:
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see *Figure 52*). The slave must have the same CPOL and CPHA settings as the master.
  - Manage the SS pin as described in Slave Select management on page 100 and Figure 50. If CPHA = 1, SS must be held low continuously. If CPHA = 0, SS must be held low during byte transmission and pulled up between each byte to let the slave write in the snift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O function:

# Slave mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set.
- 2. A write or a read to the SPIDR register.
- Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.



The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see Overrun condition (OVR) on page 104).

# 10.4.4 Clock phase and clock polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (see *Figure 52*).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

*Figure 52* shows an SPI transfer with the four combinations of the CPHA and CFO bits. The diagram may be interpreted as a master or slave timing diagram where the SCK, MISO and MOSI pins are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.




Figure 52. Data clock timing diagram⁽¹⁾

1. This figure should not be used as a replacement for parametric information. Refer to the *Electrical characteristics* chapter.



# 10.4.5 Error flags

# Master mode fault (MODF)

Master mode fault occurs when the master device has its  $\overline{SS}$  pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

- 1. A read access to the SPICSR register while the MODF bit is set.
- 2. A write to the SPICR register.

Note: To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MS 13 bits while the MODF bit is set except in the MODF bit clearing sequence.

# **Overrun condition (OVR)**

An overrun condition occurs, when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs the OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIF classifier returns this byte. All other bytes are lost.

The OVP Lit's cleared by reading the SPICSR register.

# Write collision error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted and the software write is unsuccessful.

Write collisions can occur both in master and slave mode. See also *Slave Select management on page 100*.

Note:

A read collision will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.


The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

A software sequence clears the WCOL bit (see *Figure 53*).







#### Single master systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see *Figure 54*).


The master device selects the individual slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISC line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command ields.



Fi pare 54. Single master/multiple slave configuration



# 10.4.6 Low power modes

Mode	Description
Wait	No effect on SPI. SPI interrupt events cause the device to exit from Wait mode.
Halt	SPI registers are frozen. In Halt mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an interrupt with Exit from Halt mode capability. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetching). If several data are received before the wake-up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the device.

# Using the SPI to wake up the MCU from Halt mode

In slave configuration, the SPI is able to wake up the ST7 device from 'rich mode through a SPIF interrupt. The data received is subsequently read from the SFIL's register when the software is running (interrupt vector fetch). If multiple data trans ers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

- Note: When waking up from Halt mode, if the SPI remains in Slave mode, it is recommended to perform an extra communications cycle to bring the SFI from Halt mode state to normal state. If the SPI exits from Slave mode, it returns to normal state immediately.
- **Caution:** The SPI can wake up the ST7 from Palt mode only if the Slave Select signal (external SS pin or the SSI bit in the SPICSR register) is low when the ST7 enters Halt mode. Therefore, if Slave selection is configured as external (see *Slave Select management on page 100*), make sure the master driverse low level on the SS pin when the slave enters Halt mode.

# 10.4.7 Interrupts

Table 54.	SFI interrupt control/wake-up capability

	Interrupt event ⁽¹⁾	Event flag	Enable control bit	Exit from WAIT	Exit from HALT	
10	SF! end of transfer event	SPIF			Yes	
10501e	Master mode fault event	MODF	SPIE	Yes	No	
	Overrun error	OVR			No	
	1. The SPI interrupt events are connected to the same interrupt vector (see Section 7: Interrupts). They					

1. The SPI interrupt events are connected to the same interrupt vector (see *Section 7: Interrupts*). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# 10.4.8 SPI registers

# **SPI Control Register (SPICR)**

SPICR					Rese	et value: 000	0 xxxx (0xh)
7	6	5	4	3	2	1	0



SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR[1:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 55.SPICR register description

	Bit	Name	Function
	7	SPIE	<ul> <li>Serial Peripheral Interrupt Enable</li> <li>This bit is set and cleared by software.</li> <li>0: Interrupt is inhibited.</li> <li>1: An SPI interrupt is generated whenever SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register.</li> </ul>
	6	SPE	<ul> <li>Serial Peripheral Output Enable</li> <li>This bit is set and cleared by software. It is also cleared by hardware visen, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 10.4</i>) The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.</li> <li>0: I/O pins free for general purpose I/O</li> <li>1: SPI I/O pin alternate functions enabled</li> </ul>
	5	SPR2	Divider Enable This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to <i>Table 56: SPI master mode SCK</i> <i>frequency</i> . 0: Divider by 2 enable 1 1: Divider by 2 disabled <i>Note: This bit has r.o effect in slave mode</i> .
	4	MSTR	Master mode This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 104</i> ). C: Clave mode 1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.
Obsole	3	CPOL	<ul> <li>Clock Polarity</li> <li>This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.</li> <li>0: SCK pin has a low level idle state</li> <li>1: SCK pin has a high level idle state</li> <li><i>Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.</i></li> </ul>
	2	СРНА	<ul> <li>Clock Phase</li> <li>This bit is set and cleared by software.</li> <li>0: The first clock transition is the first data capture edge.</li> <li>1: The second clock transition is the first capture edge.</li> <li><i>Note: The slave must have the same CPOL and CPHA settings as the master.</i></li> </ul>
	1:0	SPR[1:0]	Serial clock frequency These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode (see <i>Table 56</i> ). <i>Note: These 2 bits have no effect in slave mode.</i>



15

	quonoy		
Serial clock	SPR2	SPR1	SPR0
f _{CPU} /4	1	0	0
f _{CPU} /8	0	0	0
f _{CPU} /16	0	0	1
f _{CPU} /32	1	1	0
f _{CPU} /64	0	1	0
f _{CPU} /128	0	1	1

SPI master mode SCK frequency Table 56.

# SPI Control/Status Register (SPICSR)

SPICSR					Reset	value: 000	0 0000 (00h)	
7	6	5	4	3	2	O.Y	0	
SPIF	WCOL	OVR	MODF	Reserved	SOD	SSM	SSI	
RO	RO	RO	RO	- *(	R/W	R/W	R/W	
				16,				
Table 57.	SPICSR register description							

#### SPICSR register description Table 57.


	Bit	Name	Function
	7	SPIF	Serial Peripheral Data Transfer flag This bit is set by hardware when a transfer has been completed. An interrupt is generated in SFIE = 1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register). C: Data transfer is in progress or the flag has been cleared 1: Data transfer between the device and an external device has been completed. Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.
obsole	6	WCOL	<ul> <li>Write Collision status</li> <li>This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see <i>Figure 53</i>).</li> <li>0: No write collision occurred</li> <li>1: A write collision has been detected.</li> </ul>
05	5	OVR	<ul> <li>SPI Overrun error</li> <li>This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (see <i>Overrun condition (OVR) on page 104</i>). An interrupt is generated if SPIE = 1 in SPICR register. The OVR bit is cleared by software reading the SPICSR register.</li> <li>0: No overrun error</li> <li>1: Overrun error detected</li> </ul>



Bit	Name	Function
4	MODF	<ul> <li>Mode Fault flag</li> <li>This bit is set by hardware when the SS pin is pulled low in master mode (see <i>Master mode fault (MODF) on page 104</i>). An SPI interrupt can be generated if SPIE = 1 in the SPICSR register. This bit is cleared by a software sequence (An access to the SPICR register while MODF = 1 followed by a write to the SPICR register).</li> <li>0: No master mode fault detected</li> <li>1: A fault in master mode has been detected.</li> </ul>
3	-	Reserved, must be kept cleared.
2	SOD	<ul> <li>SPI Output Disable</li> <li>This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode).</li> <li>0: SPI output enabled (if SPE = 1).</li> <li>1: SPI output disabled.</li> </ul>
1	SSM	<ul> <li>SS Management</li> <li>This bit is set and cleared by software. When set, it √sables the alternate function of the SPI SS pin and uses the SSI bit value instsed. See Slave Select management on page 100.</li> <li>0: Hardware management (SS managed 'ov external pin).</li> <li>1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O).</li> </ul>
0	SSI	SS       Internal mode         This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.         0: Slave selected.         1: Slave deselected.

Table 57. SPICSR register description (continued
--------------------------------------------------

## SPI Data 1/0 Tegister (SPIDR)



The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

Note:

During the last clock cycle the SPIF bit is set and a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.



# Warning: A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see *Figure 48*).

obsolete Product(s). Obsolete Product(s)



Table 50. Of the gister map and reset values									
Address (Hex.) Register label		7	6	5	4	3	2	1	0
0021h	SPIDR Reset value	MSB x	x	x	x	x	x	x	LSB x
0022h	SPICR Reset value	SPIE 0	SPE 0	SPR2 0	MSTR 0	CPOL x	CPHA x	SPR1 x	SPR0 x
0023h	SPICSR Reset value	SPIF 0	WCOL 0	OVR 0	MODF 0	0	SOD 0	SSM 0	SSI 0

 Table 58.
 SPI register map and reset values

## 10.5 Serial communications interface (SCI)

## 10.5.1 Introduction

The serial communications interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NH2 asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

## 10.5.2 Main features

- Full duplex, asynchronous communicational
- NRZ standard format (mark/space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer in Uransmit buffer empty and End of Transmission flags
- 2 receiver va're-up modes
  - ନ dଧ୍ୟନ୍ତss bit (MSB)
  - Idle line
  - Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver
- 4 error detection flags
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- 5 interrupt sources with flags
  - Transmit data register empty
  - Transmission complete
  - Receive data register full
  - Idle line received
  - Overrun error detected



- Parity control
  - Transmits parity bit
  - Checks parity of received data byte
- Reduced power consumption mode

#### 10.5.3 **General description**

The interface is externally connected to another device by two pins (see *Figure 56*):

- TDO: Transmit Data Output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input. This is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise

Through these pins, serial data is transmitted and received as frames comprising: Prodi

- an Idle Line prior to transmission or reception
- a start bit
- a data word (8 or 9 bits) least significant bit first
- a Stop bit indicating that the frame is complete


This interface uses two types of baud rate generator

- a conventional type for commonly-used band rates
- an extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequences te productis



57





## 10.5.4 Functional description

The block diagram of the serial control interface is shown in *Figure 55*. It contains six dedicated registers:

- 2 control registers (SCICR1 and SCICR2)
- a status register (SCISR)
- a baud rate register (SCIBRR)
- an extended prescaler receiver register (SCIERPR)
- an extended prescaler transmitter register (SCIETPR)

Refer to the register descriptions in Section 10.5.7 for the definitions of each bit.

### Serial data format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see *Figure 55*).

The TDO pin is in low state during the start bit.


The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of '1's followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving '0's for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra '1' bit to acknowledge the start bit.

Transmission and reception are driven  $b_y$  their own baud rate generator.

### Figure 56. Word length programming





### Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

### Character transmission

During an SCI transmission, data shifts out LSB first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 55*).

### Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- 3. Set the TE bit to assign the TDO pin to the alternate function and to send a die trame as first transmission.
- 4. Access the SCISR register and write the data to send in the SCIDE register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates

- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a frame transmission is complete (after the stop bit) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the same software sequence.



### **Break characters**

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see *Figure 56*).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

### Idle characters

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

Note: Resetting and setting the TE bit causes the data in the TDR register to be lost. The seture, the best time to toggle the TE bit is when the TDRE bit is set, that is, before writing the next byte in the SCIDR.

### Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

### Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a byfice (RDR) between the internal bus and the received shift register (see *Figure 55*).

### Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- 3. Set the RE hit this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

1. An access to the SCISR register

2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

### **Break character**

When a break character is received, the SCI handles it as a framing error.

### Idle character

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.



### Overrun error

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When an overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

### Noise error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise. Normal data bits are considered valid if three consecutive samples (8th, 9th, 10th) have the same bit value, otherwise the NF flag is set. In the case of start bit detection, the NF flag is set on the basis of an algorithm combining both valid edge detection and three samples (8th, 9th, 10th). Therefore, to prevent the NF flag from being set during start bit reception, there should be a valid edge detection as well as three valid samples.

When noise is detected in a frame:

- The NF flag is set at the rising erige of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF flag is reset by a SCISR register read operation followed by a SCIDR register read operation.

During reception, if a false start bit is detected (for example, 8th, 9th, 10th samples are 011,101,110), the frame is discarded and the receiving sequence is not started for this frame. There is no RDRF bit set for this frame and the NF flag is set internally (not accessible to the user). This NF flag is accessible along with the RDRF bit when a next valid frame is received.

If the application Start bit is not long enough to match the above requirements, then the NF Flag may get set due to the short Start bit. In this case, the NF flag may be ignored by the application software when the first valid byte is received.

See also Noise error causes on page 122.






Figure 57. SCI baud rate and extended prescaler block diagram

### **Framing error**

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a desynchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.



### Conventional baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16 \cdot PR) \cdot TR} \qquad Rx = \frac{f_{CPU}}{(16 \cdot PR) \cdot RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64,128 (see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64, 128 (see SCR[2:0] bits)

All these bits are in the SCI Baud Rate Register (SCIBRR) on page 128.

Example: If  $f_{CPU}$  is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

Note:

The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

### Extended baud rate generation

The extended prescaler option gives a very fine taning on the baud rate, using a 255 value prescaler, whereas the conventional baud rate generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in Figure 57.

The output clock rate sent to the transmitter or to the receiver will be the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR register.

The extended p eccaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

 $Tx = \frac{f_{CPU}}{16 \cdot ETPR^*(PR^*TR)} \quad Rx = \frac{f_{CPU}}{16 \cdot ERPR^*(PR^*RR)}$ 

with:

ETPR = 1,..,255, see SCI Extended Transmit Prescaler Division Register (SCIETPR) on page 129.

ERPR = 1,.. 255, see *SCI Extended Receive Prescaler Division Register (SCIERPR) on page 129.* 



### Receiver muting and wake-up feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non-addressed receivers.

The non-addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits cannot be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the Wake bit is reset,
- by Address Mark detection if the Wake bit is set.

A receiver wakes up by Idle Line detection when the Receive line has recognized an Idle Frame. Then the RWU bit is reset by hardware but the Idle bit is not set

A receiver wakes up by Address Mark detection when it received a 'Cost'ne most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the FDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

**Caution:** In Mute mode, do not write to the SCICR2 register. In the SCI is in Mute mode during the read operation (RWU = 1) and an address mark wrike-up event occurs (RWU is reset) before the write operation, the RWU bit will be set again by this write operation. Consequently the address byte is los and the SCI is not woken up from Mute mode.

### Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit the possible SCI frame formats are as listed in *Table 59*.

	Table 59 Fram	ne formats	
	M bit	PCE bit	SCI frame
10	0	0	SB   8 bit data   STB
25 ⁰¹⁶	0	1	SB   7-bit data   PB   STB
	1	0	SB   9-bit data   STB
	1	1	SB   8-bit data PB   STB

ble 59 Frame formats

Legend:

SB = Start bit STB = Stop bit PB = Parity bit

Note:

In case of wake-up by an address mark, the MSB bit of the data is taken into account and not the Parity bit.



### **Even parity**

The parity bit is calculated to obtain an even number of '1's inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit, for example, data = 00110101; 4 bits set => Parity bit will be 0 if Even parity is selected (PS bit = 0).

### Odd parity

The parity bit is calculated to obtain an odd number of '1's inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit, for example, data = 00110101; 4 bits set => Parity bit will be 1 if Odd parity is selected (PS bit = 1).

### Transmission mode

If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

### **Reception mode**

If the PCE bit is set then the interface checks if the received data byte has an even number of '1's if even parity is selected (PS = 0) or an odd number of '1's if odd parity is selected (PS = 1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

### SCI clock tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a relid bit detection, all the three samples should have the same value otherwise the noise riag (NF) is set. For example: If the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value will be '1', but the Noise flag bit is set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (1 start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.

Note:

The internal sampling clock of the microcontroller samples the pin value on every falling ecc = Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example, if the baud rate is 15.625 kbaud (bit length is 64µs), then the 8th, 9th and 10th samples will be at 28µs, 32µs and 36µs respectively (the first sample starting ideally at 0µs). But if the falling edge of the internal clock occurs just before the pin value changes, the samples would then be out of sync by ~4µs. This means the entire bit length must be at least 40µs (36µs for the 10th sample + 4µs for synchronization with the internal sampling clock).



ALICTIS

### **Clock deviation causes**

The causes which contribute to the total deviation are:

- D_{TRA}: Deviation due to transmitter error (local oscillator error of the transmitter or the transmitter is transmitting at a different baud rate).
- D_{QUANT}: Error due to the baud rate quantization of the receiver.
- D_{REC}: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete SCI message assuming that the deviation has been compensated at the beginning of the message.
- D_{TCL}: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the SCI clock tolerance:

$$D_{TRA} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$$

## Noise error causes

See also the description of Noise error in Receiver on page 116.

### Start bit

The Noise Flag (NF) is set during start bit reception if one of the following conditions occurs:

- 1. A valid falling edge is not detected. A falling edge is considered to be valid if the three consecutive samples before the falling edge cocurs are detected as '1' and, after the falling edge occurs, during the sampling of the 16 samples, if one of the samples numbered 3, 5 or 7 is detected as a '1'.
- 2. During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is detected as a '1'.


Therefore, a valid Start bit must satisfy both the above conditions to prevent the Noise Flag from being set.

### Data bits

The Noise  $F^{I}a_{U}(NF)$  is set during normal data bit reception if the following condition occurs: During the sampling of 16 samples, if all three samples numbered 8, 9 and 10 are not the same, the majority of the 8th, 9th and 10th samples is considered as the bit value.

Therefore, a valid Data bit must have samples 8, 9 and 10 at the same value to prevent the Noise Flag from being set.







#### 10.5.5 Low power modes

Table 60. Effect of low power modes on SCI

Mode	Description					
Wait	No effect on SCI. SCI interrupts cause the device to exit from Wait mode.					
Halt	SCI registers are frozen. In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.					

#### 10.5.6 Interrupts

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

>

SCI interrupt control/wake-up capability Table 61.

Interrupt event	Event flag	Enable control bit	E. it from WAIT	Exit from HALT
Transmit data register empty	TDRE	TIE	Yes	No
Transmission complete	TC	ICIE	Yes	No
Received data ready to be read	RDRF	BIE	Yes	No
Overrun error detected	OR		Yes	No
Idle line detected	IDLE	ILIE	Yes	No
Parity error	PE	PIE	Yes	No

#### SCI registers 10.5.7

## SCI Status Register (SCISR)






Table 62.		e 62.	SCISR register description
	Bit	Name	Function
	7	TDRE	<ul> <li>Transmit Data Register Empty</li> <li>This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).</li> <li>0: Data is not transferred to the shift register.</li> <li>1: Data is transferred to the shift register.</li> <li>Note: Data will not be transferred to the shift register unless the TDRE bit is cleared.</li> </ul>
	6	тс	<ul> <li>Transmission Complete</li> <li>This bit is set by hardware when transmission of a frame containing data is complete.</li> <li>An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a writh to the SCIDR register).</li> <li>0: Transmission is not complete</li> <li>1: Transmission is complete</li> <li>Note: TC is not set after the transmission of a Preamble of a Break.</li> </ul>
	5	RDRF	Received Data Ready Flag This bit is set by hardware when the content of and RDR register has been transferred to the SCIDR register. An interapt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR egister). 0: Data is not received 1: Received data is read to be read
	4	IDLE	Idle line detect This bit is set in ha dware when a Idle Line is detected. An interrupt is generated if the ILIE = the the SCICR2 register. It is cleared by a software sequence (an access to the SCIGH register followed by a read to the SCIDR register). 0: No icle line is detected 1: Idle line is detected Note: The IDLE bit is not reset until the RDRF bit has itself been set (that is, a new idle line occurs).
Obsole	3	OR	<ul> <li>Overrun error</li> <li>This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF = 1. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).</li> <li>0: No overrun error</li> <li>1: Overrun error is detected</li> <li>Note: When this bit is set RDR register content is not lost but the shift register is overwritten.</li> </ul>
	2	NF	<ul> <li>Noise Flag</li> <li>This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).</li> <li>0: No noise is detected</li> <li>1: Noise is detected</li> <li>Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.</li> </ul>

Table 62. SCISR register description



Bit	Name	Function						
1	FE	<ul> <li>Framing Error</li> <li>This bit is set by hardware when a desynchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).</li> <li>0: No framing error is detected</li> <li>1: Framing error or break character is detected</li> <li>Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both Frame Error and Overrun error, it is transferred and only the OR bit will be set.</li> </ul>						
0	PE	Parity Error This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE = 1 in the SCICR1 register. 0: No parity error 1: Parity error						

Table 62.	SCISR register description (continued)
-----------	----------------------------------------

## SCI Control Register 1 (SCICR1)

SCI Contr	ol Regist	er 1 (SCICF	R1)	let	SK		
SCICR1				20.	Rese	et value: x000	0000 (x0h)
7	6	5	40	3	2	1	0
R8	Т8	SCID	IVI	WAKE	PCE	PS	PIE
R/W	R/W	F ///	R/W	R/W	R/W	R/W	R/W

#### SCICE1 register description Table 63.

	Bit	Name	Function
	× C	H8	Receive data bit 8 This bit is used to store the 9th bit of the received word when $M = 1$ .
SOLE	6	Т8	Transmit data bit 8 This bit is used to store the 9th bit of the transmitted word when $M = 1$ .
002	5	SCID	<ul> <li>Disabled for low power consumption</li> <li>When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software.</li> <li>0: SCI enabled</li> <li>1: SCI prescaler and outputs disabled</li> </ul>
	4	М	<ul> <li>Word length</li> <li>This bit determines the word length. It is set or cleared by software.</li> <li>0: 1 Start bit, 8 data bits, 1 Stop bit</li> <li>1: 1 Start bit, 9 data bits, 1 Stop bit</li> <li>Note: The M bit must not be modified during a data transfer (both transmission and reception).</li> </ul>



	- 00.							
Bit	Name	Function						
3	WAKE	Wake-Up method This bit determines the SCI Wake-Up method, it is set or cleared by software. 0: Idle line 1: Address mark						
2	PCE	<ul> <li>Parity Control Enable</li> <li>This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).</li> <li>0: Parity control disabled</li> <li>1: Parity control enabled</li> </ul>						
1	PS	Parity Selection This bit selects the odd or even parity when the parity generation detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte. 0: Even parity 1: Odd parity						
0	PIE	Parity Interrupt Enable This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). This set and cleared by software. 0: Parity error interrupt cleabled 1: Parity error interrupt enabled						

## SCI Control Register 2 (SCICR2) ****

	SCIO	CR2	90,				Rese	et value: 0000	0000 (00h) 0000
		7	6	5	4	3	2	1	0
	.0	ΓIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
018	F	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
050	Table	e 64.	SCICR2 r	egister des	cription				
U.	Bit	Name				Function			

## Table 64. SCICR2 register description

Bit	Name	Function						
7	TIE	Transmitter Interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TDRE = 1 in the SCISR register.						
6	TCIE	Transmission Complete Interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TC = 1 in the SCISR register.						



Table 64.		SCICR2 register description (continued)			
Bit	Name	Function			
5	RIE	Receiver interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR register.			
4	ILIE	Idle Line Interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever IDLE = 1 in the SCISR register.			
3	TE	<ul> <li>Transmitter Enable</li> <li>This bit enables the transmitter. It is set and cleared by software.</li> <li>0: Transmitter is disabled</li> <li>1: Transmitter is enabled</li> <li>Notes: <ul> <li>During transmission, a '0' pulse on the TE bit ('0' followed b / 'i') sends a preamble (Idle line) after the current word.</li> <li>When TE is set there is a 1 bit-time delay before the transmission starts.</li> </ul> </li> <li>Caution: The TDO pin is free for general purpage I/O only when the TE and RE bits are both cleared (or if TE is never set).</li> </ul>			
2	RE	Receiver Enable This bit enables the receiver. And set and cleared by software. 0: Receiver is disabled 1: Receiver is enabled and begins searching for a start bit Note: Before selecting Mute mode (setting the RWU bit), the SCI must first receive some data, otherwise it cannot function in Mute mode with Wake-Up by Idle line detection			
1	RWU	Receiver Wake-Up This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized. 0: Receiver in Active mode 1: Receiver in Mute mode			
0	SBK	<ul> <li>Send Break</li> <li>This bit set is used to send break characters. It is set and cleared by software.</li> <li>0: No break character is transmitted.</li> <li>1: Break characters are transmitted.</li> <li>Note: If the SBK bit is set to '1' and then to '0', the transmitter will send a Break word at the end of the current word.</li> </ul>			

Table 64. SCICR2 register description (continued)

## SCI Data Register (SCIDR)

This register contains the received or transmitted data character, depending on whether it is read from or written to.

SCIDR						Reset	value: undefined
7	6	5	4	3	2	1	0




DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
R/W							

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see *Figure 55*). The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 55).

## SCI Baud Rate Register (SCIBRR)



#### SCIBRR register description Table 65.


	Bit	Name	Function
	7:6	SCP[1:0]	First SCI Prescaler These 2 prescaling bits allow several standard clock division ranges. 00: PR prescaling factor = 1 01: PR prescaling factor = 3 10: PR prescaling factor = 4 11: FR prescaling factor = 13
obsole	je	Pro	Jour



Bit	Name	Function
5:3	SCT[2:0]	SCI Transmitter rate divisor These 3 bits, in conjunction with the SCP1 and SCP0 bits, define the total division applied to the bus clock to yield the transmit rate clock in conventional baud rate generator mode. 000: TR dividing factor = 1 001: TR dividing factor = 2 010: TR dividing factor = 4 011: TR dividing factor = 8 100: TR dividing factor = 16 101: TR dividing factor = 32 110: TR dividing factor = 64 111: TR dividing factor = 128
2:0	SCR[2:0]	SCI Receiver rate divisor These 3 bits, in conjunction with the SCP[1:0] bits, define the total division applied to the bus clock to yield the receive rate clock in conventional haud rate generator mode. 000: RR dividing factor = 1 001: RR dividing factor = 2 010: RR dividing factor = 4 011: RR dividing factor = 8 100: RR dividing factor = 16 101: RR dividing factor = 32 110: RR dividing factor = 32 111: RR dividing factor = 128

## SCI Extended Receive Frescaler Division Register (SCIERPR)

This register is used to set the Extended Prescaler rate division factor for the receive circuit.



#### **SCIERPR** register description Table 66.

Bit	Name	Function
7:0	ERPR[7:0]	8-bit Extended Receive Prescaler Register The extended baud rate generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see <i>Figure 57</i> ) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255). The extended baud rate generator is not used after a reset.

## SCI Extended Transmit Prescaler Division Register (SCIETPR)

This register is used to set the External Prescaler rate division factor for the transmit circuit.



SCIETPR					Rese	t value: 0000	0 0000 (00h)	
7	6	5	4	3	2	1	0	
	ETPR[7:0]							
			R/	/W				

#### Table 67. **SCIETPR register description**

Bit	Name	Function					
7:0	ETPR[7:0]	8-bit Extended Transmit Prescaler Register The extended baud rate generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see <i>Figure 57</i> ) is divided by the binary factor set in the SCIETPF, register (in the range 1 to 255). The extended baud rate generator is not used after a resot.					
Baud rate selection							
		Conditiono					

#### Table 68. **Baud rate selection**

			Con				
Symbol	Parameter	f _{CPU}	Accuracy vs. Standard	Prr:sualer	Standard	aud rate           ~300.48           ~1201.92           ~2403.84           ~4807.69           ~9615.38           ~10416.67           ~19230.77           ~38461.54           ~14285.71	Uni
f _{Tx} f _{Rx}	Communication frequency	8 MHz	-0.16%	Conventional mode TR (or RR) = 128, PR = 13 TR (or RR) = 32, PR = 13 TR (or RR) = 16, PR = 13 TR (or RR) = 8, PR = 13 TR (or RR) = 4, PR = 13 TR (or RR) = 16, PR = 3 TR (or RR) = 2, PR = 13 TR (or RR) = 1, PR = 13	300 1200 2400 4800 9600 10400 19200 38400	~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77	Hz
	tepi		~0.79%	Extended mode ETPR (or ERPR) = 35, TR (or RR)= 1, PR = 1	14400	~14285.71	



	Register label	7	6	5	4	3	2	1	0
0050h	SCISR Reset value	TDRE 1	TC 1	RDRF 0	IDLE 0	OR 0	NF 0	FE 0	PE 0
0051h	SCIDR Reset value	MSB x	x	x	x	x	x	x	LSB x
0052h	SCIBRR Reset value	SCP1 0	SCP0 0	SCT2 0	SCT1 0	SCT0 0	SCR2 0	SCR1 0	SCR0 0
0053h	SCICR1 Reset value	R8 x	Т8 0	SCID 0	M 0	WAKE 0	PCE 0	PS 0	PIE 0
0054h	SCICR2 Reset value	TIE 0	TCIE 0	RIE 0	ILIE 0	TE 0	RE 0	RWU 0	ЗВК ()
0055h	SCIERPR Reset value	MSB 0	0	0	0	0	0	Ģ	LSB 0
0057h	SCIPETPR Reset value	MSB 0	0	0	0	0	<u>(</u>	0	LSB 0
				-10-	/				

### Table 69. SCI register map and reset values



#### 10-bit A/D converter (ADC) 10.6

#### 10.6.1 Introduction


The on-chip analog-to-digital converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.

The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

#### 10.6.2 Main features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 59.





## 10.6.3 Functional description

The conversion is monotonic, meaning that the result never decreases if the analog input does not increase.

If the input voltage ( $V_{AIN}$ ) is greater than  $V_{AREF}$  (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage ( $V_{AIN}$ ) is lower than  $V_{SSA}$  (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and ADCDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allotted time.

### A/D converter configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to *Section 9: I/O ports*. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

Select the CS[3:0] bits to assign the analog channel to convert.

### Starting the conversion

In the ADCCSR register:

Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- the EOC bit is set by hardware
- the result is in the ADCDR registers

A lead to the ADCDRH or a write to any bit of the ADCCSR register resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit.
- 2. Read the ADCDRL register
- 3. Read the ADCDRH register. This clears EOC automatically.

Note:

The data is not latched, so both the low and the high data register must be read before the next conversion is complete. Therefore, it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit.
- 2. Read the ADCDRH register. This clears EOC automatically.



### Changing the conversion channel

The application can change channels during conversion. When software modifies the CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is cleared, and the A/D converter starts converting the newly selected channel.

#### 10.6.4 Low power modes

Note: The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed.

Table 70.	Effect of low power modes on ADC
-----------	----------------------------------

Mode	Description
Wait	No effect on A/D converter
Halt	A/D converter disabled. After wake-up from Halt mode, the A/D converter requires a stabilization time t _{STAB} (see <i>Section 12: Electrical characteristics</i> ) before accurate conversions can be performed.
Interrupts None.	soleter
ADC regis	sters

#### 10.6.5 Interrupts

#### 10.6.6 **ADC registers**

## ADC Control/Status Register (ADCCSR)

ADCCSR		اكاز			Rese	t value: 0000	0 0000 (00h)
7	б	5	4	3	2	1	0
EOC	SPEED	ADON	Reserved		CH[	[3:0]	
RO	R/W	RW	-		R	W	

#### Table 71. **ADCCSR register description**

Table	Fable 71.         ADCCSR register description						
Bit	Bit	Name	Function				
7	7	EOC	End of Conversion This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register. 0: Conversion is not complete 1: Conversion complete				
6	6 S	SPEED	ADC clock selection This bit is set and cleared by software. 0: $f_{ADC} = f_{CPU}/4$ 1: $f_{ADC} = f_{CPU}/2$				



Table		
Bit	Name	Function
5	ADON	<ul><li>A/D Converter on</li><li>This bit is set and cleared by software.</li><li>0: Disable ADC and stop conversion</li><li>1: Enable ADC and start conversion</li></ul>
4	-	Reserved, must be kept cleared.
3:0	CH[3:0]	Channel selection These bits are set and cleared by software. They select the analog input to convert. 0000: Channel pin = AIN0 0001: Channel pin = AIN1 0010: Channel pin = AIN2 0011: Channel pin = AIN3 0100: Channel pin = AIN4 0101: Channel pin = AIN5 0110: Channel pin = AIN6 0111: Channel pin = AIN7 1000: Channel pin = AIN8 1001: Channel pin = AIN9 1010: Channel pin = AIN10 1011: Channel pin = AIN12 1101: Channel pin = AIN12 1101: Channel pin = AIN13 1110: Channel pin = AIN14 1111: Channel pin = AIN15 Note: The number of channels is device dependent. Refer to Section 2: Pin description.

Table 71. **ADCCSR** register description

## ADC Data Register High (ADCDRH)




#### **ADCDRH register description** Table 72.

Bit	Name	Function	
7:0	D[9:2]	MSB of Converted Analog Value	



## ADC Data Register Low (ADCDRL)



#### Table 73. **ADCDRL** register description

Bit	Name				Functio	n			
7:2	-	Reserved. Forced b	y hardw	vare to 0.				10	
1:0	D[1:0]	LSB of Converted A	Analog V	/alue				11	
Table	e 74.	ADC register map	and re	eset valu	les		90		
A		x) Deviator Johol	7	6	-		1	4	•

#### Table 74. ADC register map and reset values

	Address (Hex.)	Register label	7	6	5	4	22-	2	1	0
	0070h	ADCCSR Reset value	EOC 0	SPEED 0	ADON C	0	CH3 0	CH2 0	CH1 0	CH0 0
	0071h	ADCDRH Reset value	D9 0	D8 0	77 0	D6 0	D5 0	D4 0	D3 0	D2 0
	0072h	ADCDRL Reset value	0	0	0	0	0	0	D1 0	D0 0
obsole	tepro	Jucils								



## 11 Instruction set

## 11.1 CPU addressing modes

The CPU features 17 different addressing modes which can be classified in 7 main groups (see *Table 75*).

Group	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte.#5

Table 75.Addressing mode groups

The CPU Instruction Set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be divided in two submodes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h 00⁵ rh range), but the instruction size is more compact, and faster. All memory to momory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP).

The S⁻7 A: sembler optimizes the use of long and short addressing modes.

COL	Mode		Syntax	Destination	Pointer address (Hex.)	Pointer size (Hex.)	Length (bytes)
Int erent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2

 Table 76.
 CI'J addressing mode overview



		-					
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

 Table 76.
 CPU addressing mode overview (continued)

## 11.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Instruction	Function
NOP	No Operation
TRAP	S/W Interrut:
WFI	Wai. for interrupt (low power mode)
HALT	Hait oscillator (lowest power mode)
RET	Sub-routine Return
IRET	Interrupt sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
1.P	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate operations
SWAP	Swap nibbles

### Table 77. Inherent instructions

opsole



## 11.1.2 Immediate

Immediate instructions have two bytes: The first byte contains the opcode and the second byte contains the operand value.

### Table 78. Immediate instructions

Instruction	Function
LD	Load
СР	Compare
BCP	Bit Compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic operations
Direct	, CLC

### 11.1.3 Direct

In Direct instructions, the operands are referenced by their memory address. The direct addressing mode consists of two submodes:

### **Direct (short)**

The address is a byte, thus requiring only one byte after the opcode, but only allows 00 - FF addressing space.

### Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

## 11.1.4 Indexed (no ctiset, short, long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indexed addressing mode consists of three submodes:

## Indexed (no offset)

There is no offset, (no extra byte after the opcode), and it allows 00 - FF addressing space.

### Indexed (short)

The offset is a byte, thus requiring only one byte after the opcode and allows 00 - 1FE addressing space.

### Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.



## 11.1.5 Indirect (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

### Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

### Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

## 11.1.6 Indirect indexed (short, long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of 'wo submodes:

### Indirect indexed (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

## Indirect indexed (Icay)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

# Table 79. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

	adc	lressing modes	
26		Instructions	Function
SU		LD	Load
$\mathbf{O}\mathbf{V}$		СР	Compare
	Long and short	AND, OR, XOR	Logical operations
		ADC, ADD, SUB, SBC	Arithmetic Additions/Subtractions operations
		BCP	Bit Compare



Instructions	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit operations
BTJT, BTJF	Bit Test and Jump operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate operations
SWAP	Swap nibbles
CALL, JP	Call or Jump sub-routine
	INC, DEC TNZ CPL, NEG BSET, BRES BTJT, BTJF SLL, SRL, SRA, RLC, RRC SWAP

#### Instructions supporting direct, indexed, indirect and indirect indexed Table 79. addressing modes

#### 11.1.7 **Relative mode (direct, indirect)**

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

#### Relative direct and indirect instructions and functions Table 80.

Available relative direct/indirect instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two submodes:

## Relative (direct)

The offset follows the opcode.

## **Relative (indirect)**

The offset is defined in the memory, the address of which follows the opcode.

#### 11.2 Instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

#### Table 81. Instruction groups

Group				Instruc	tions		
Load and Transfer	LD	CLR					
Stack operation	PUSH	POP	RSP				
Increment/Decrement	INC	DEC					



### Table 81. Instruction groups

		5							
	Compare and Tests	CP	TNZ	BCP					
	Logical operations	AND	OR	XOR	CPL	NEG			
	Bit operation	BSET	BRES						
	Conditional Bit Test and Branch	BTJT	BTJF						
	Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
	Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
	Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
	Conditional Branch	JRxx							
	Interruption management	TRAP	WFI	HALT	IRET				
	Condition Code Flag modification	SIM	RIM	SCF	RCF			17	
obsolf	ste Productis		j05	016			duc		



### Using a prebyte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2 End of previous instruction
- PC-1 Prebyte
- PC Opcode
- PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable the instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruct on using direct addressing mode. The prebytes are:

- PDY 90 Replace an X based instruction using immediate, cirect, indexed, or inherent addressing mode by a Y one.
- PIX 92 Replace an instruction using direct, direct oit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode. It also changes an instruction using Y indexed addressing mode to an instruction using indirect X indexed addressing mode.
- PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.



Mnemo	Description	Function/example	Dst	Src	11	н	10	Ν	z	С
ADC	Add with Carry	A = A + M + C	A	М		Н		Ν	Ζ	С
ADD	Addition	A = A + M	A	М		Н		Ν	Ζ	С
AND	Logical And	A = A . M	А	М				Ν	Ζ	
BCP	Bit compare A, memory	tst (A . M)	А	М				Ν	Z	
BRES	Bit reset	bres Byte, #3	М							
BSET	Bit set	bset Byte, #3	М							
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М						/	С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М							С
CALL	Call sub-routine						. C			
CALLR	Call sub-routine relative					X	24			
CLR	Clear		reg, M			30		0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М				Ν	Ζ	С
CPL	One Complement	A = FFH-A	reg, M	x0				Ν	Ζ	1
DEC	Decrement	dec Y	rea M					Ν	Ζ	
HALT	Halt		SO		1		0			
IRET	Interrupt routine return	Pop CC, A, X, I'C			11	Н	10	Ν	Z	С
INC	Increment	inc X	reg, M					Ν	Ζ	
JP	Absolute Jump	jp T'sı w								
JRA	Jump relative always									
JRT	Jump relative									
JRF	Never jump	jrf *								
JRIH	Jump if ex' INT pin = 1	(ext. INT pin high)								
JRIL	Ju. ip if ext. INT pin = 0	(ext. INT pin low)								
JRH	Juinp if H = 1	H = 1 ?								
JRNE	Jump if H = 0	H = 0 ?								
JRM	Jump if I1:0 = 11	11:0 = 11 ?								
JRNM	Jump if I1:0 <> 11	11:0 <> 11 ?								
JRMI	Jump if N = 1 (minus)	N = 1 ?								
JRPL	Jump if N = 0 (plus)	N = 0 ?								
JREQ	Jump if Z = 1 (equal)	Z = 1 ?								
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?								
JRC	Jump if C = 1	C = 1 ?								
JRNC	Jump if C = 0	C = 0 ?								
JRULT	Jump if C = 1	Unsigned <								
JRUGE	Jump if C = 0	Jmp if unsigned >=								

	Table 82.	Instruction	set overview
--	-----------	-------------	--------------



Mnemo	Description	Function/example	Dst	Src		11	н	10	Ν	z	С
JRUGT	Jump if $(C + Z = 0)$	Unsigned >									
JRULE	Jump if $(C + Z = 1)$	Unsigned <=									
LD	Load	dst <= src	reg, M	M, reg					Ν	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A			0				0
NEG	Negate (2's compl)	neg \$10	reg, M						Ν	Z	С
NOP	No Operation										
OR	OR operation	A = A + M	А	М					Ν	Ζ	
DOD	Pop from the Stack	pop reg	reg	М							
POP	Pop from the Stack	pop CC	CC	М		11	Н	10	N	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC			2	2			
RCF	Reset carry flag	C = 0				- C					0
RIM	Enable Interrupts	11:0 = 10 (level 0)			D	1		0			
RLC	Rotate Left true C	C <= A <= C	reg, M	×C					Ν	Ζ	С
RRC	Rotate Right true C	$C \Rightarrow A \Rightarrow C$	reg, 11	Ū T					Ν	Ζ	С
RSP	Reset Stack Pointer	S = Max allowed	SO.								
SBC	Subtract with Carry	A = A - M - C	A	м					Ν	Ζ	С
SCF	Set CARRY FLAG	C = 1									1
SIM	Disable Interrupts	11:0 11 (level 3)				1		1			
SLA	Shift Left Arithmetic	S <= A <= 0	reg, M						Ν	Ζ	С
SLL	Shift Left Logic	C <= A <= 0	reg, M						Ν	Z	С
SRL	Shift Right Logic	0 => A => C	reg, M						0	Z	С
SRA	Shift Righ: Arithmetic	A7 => A => C	reg, M						Ν	Z	С
SUB	Subtraction	A = A - M	А	М					Ν	Z	С
SWAP	SV/AP nibbles	A7-A4 <=> A3-A0	reg, M						Ν	Z	
TNZ	Test for Neg and Zero	tnz lbl1							Ν	Z	
TEAP	S/W TRAP	S/W interrupt				1		1			
WFI	WAIT for Interrupt					1		0			
XOR	Exclusive OR	A = A XOR M	A	М					Ν	Ζ	

 Table 82.
 Instruction set overview (continued)



#### 12 **Electrical characteristics**

#### 12.1 **Parameter conditions**

Unless otherwise specified, all voltages are referred to V_{SS}.

#### 12.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25^{\circ}C$  and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based crit characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean+ $3\Sigma$ ).

#### 12.1.2 **Typical values**


Unless otherwise specified, typical data are based on  $7_{h} = 25^{\circ}$ C, V_{DD} = 5V. They are given only as design guidelines and are not tested.

#### 12.1.3 **Typical curves**

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### Loading capaciton 12.1.4

The loading corolicits used for pin parameter measurement are shown in Figure 60.




Figur. 6). Pin loading conditions



#### 12.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 61.

#### Figure 61. Pin input voltage



#### 12.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions to rextended periods may solete affect device reliability.

#### 12.2.1 Voltage characteristics

#### Table 83. Voltage characteristics

	Symbol	Ratings	Maximum value	Unit
	V _{DD} - V _{SS}	Supply voliag.	6.5	
	V _{PP} - V _{SS}	Programming voltage	13	
	X	Input voltage on true open drain pin	V _{SS} - 0.3 to 6.5	V
	V _{IN} ⁽¹⁾⁽²⁾	Input voltage on any other pin	V _{SS} - 0.3 to V _{DD} + 0.3	
	$ \Delta \mathcal{V}_{r,Dx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV
bs018	IV _{SSA} - V _{SSx} I	IV _{SSA} - V _{SSx} I Variations between digital and analog ground pins		mv
	V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 12.8.	3 on
-103	V _{ESD(MM)}	Electrostatic discharge voltage (machine model)	page 160	
J.	1. Directly connecting	the $\overline{\text{RESET}}$ and I/O pins to V _{DD} or V _{SS} could damage the dev	ice if an unintentional	

Directly connecting the RESET and I/O pins to  $V_{DD}$  or  $V_{SS}$  could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7k $\Omega$  for RESET, 10k $\Omega$  for I/Os). For the same reason, unused I/O pins 1. must not be directly tied to  $V_{DD}$  or  $V_{SS}$ .

 $I_{INJ(PIN)}$  must never be exceeded. This is implicitly ensured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain 2. pads, there is no positive injection current, and the corresponding VIN maximum must always be respected.



# 12.2.2 Current characteristics

	Table 84.	Current characteristics
--	-----------	-------------------------

Symbol	Ratings		Max value	Unit
I	Total current into $V_{DD}$ power lines (source) ⁽¹⁾	32-pin devices	75	
VDD	Total current into VDD power intes (source)	44-pin devices	150	
1	Total current out of $\mathcal{V}_{i}$ around lines $(\operatorname{sink})^{(1)}$	32-pin devices	75	
IVSS	Total current out of $V_{SS}$ ground lines (sink) ⁽¹⁾	44-pin devices	150	
	Output current sunk by any standard I/O and con	er lines (source) ⁽¹⁾ ar lines (source) ⁽¹⁾ ar lines (sink) ⁽¹⁾ ar devices ar and ard I/O and control pin bigh sink I/O pin ny I/Os and control pin pin and OSC2 pins evice PB0 pin er pin ⁽⁴⁾⁽⁵⁾ ar documentation ar and of the second	20	
I _{IO}	Output current sunk by any high sink I/O pin		40	
	Output current source by any I/Os and control pi	n	- 25	mA
	Injected current on V _{PP} pin		<u> 1</u> 5	
	Injected current on RESET pin	ad	± 5	
I _{VDD} I _{VSS} I _{IO}	Injected current on OSC1 and OSC2 pins		± 5	
	Injected current on Flash device PB0 pin		+ 5	
	Injected current on any other pin ⁽⁴⁾⁽⁵⁾		± 5	
$\Sigma I_{\rm INJ(PIN)}^{(2)}$	Total injected current (sum of all I/O and control	pins) ⁽⁴⁾	± 25	

1. All power (V_DD) and ground (V_SS) lines must alway, be connected to the external supply.

- 2. I_{INJ(PIN)} must never be exceeded. This is inplicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current n..., be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected.
- 3. Negative injection degrades the available performance of the device. See note in Section 12.13.3: ADC accuracy on page 174. If the current injection limits given in Table 104: General characteristics on page 162 are exceeded general device malfunction may result.
- 4. When several ir puts α e submitted to a current injection, the maximum Σl_{INJ(PIN)} is the absolute sum of the positive and mogative injected currents (instantaneous values). These results are based on character z_k tion with Σl_{INJ(PIN)} maximum current injection on four I/O port pins of the device.
- 5. True open drain I/O port pins do not accept positive injection.

# 12.2.3 Thermal characteristics

5

#### Table 85.Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
Т _Ј	Maximum junction temperature (see Section 13.3: Thermal of	characteristics)	






# 12.3 Operating conditions

## Table 86. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CPU}	Internal clock frequency		0	8	MHz
V	Operating voltage (except Flash Write/Erase)		3.8	5.5	v
V _{DD}	Operating voltage for Flash Write/Erase	V _{PP} = 11.4 to 12.6V	4.5	5.5	v
T _A		A-suffix versions		85	°C
		B-suffix versions	-40	105	
		C-suffix version		125	1

## Figure 62. $f_{CPU}$ max versus $V_{DD}$



#### Note:

Some temperature (3) gets are only available with a specific package and memory size. Refer to Section 14: Device configuration and ordering information.

# Warning: Do not connect 12V to V_{PP} before V_{DD} is powered on, as this may damage the device.



# 12.4 LVD/AVD characteristics

## 12.4.1 Operating conditions with LVD

Subject to general operating conditions for  $T_A$ .

## Table 87. Operating conditions with LVD

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		VD level = high in option byte	4.0 ⁽¹⁾	4.2	4.5	
	VD level = med. in option byte ⁽²⁾	3.55 ⁽¹⁾	3.75	4.0 ⁽¹⁾		
	VD level = low in option byte ⁽²⁾	2.95 ⁽¹⁾	3.15	3.35 ⁽¹⁾		
	VD level = high in option byte	3.8	4.0	425 (1)	V	
V _{IT-(LVD)}	$V_{\text{IT-(LVD)}}$ Reset generation threshold (V _{DD} fall)	VD level = med. in option byte ⁽²⁾	3.35 ⁽¹⁾	3.55	3.75 ⁽¹⁾	
		VD level = low in option byte ⁽²⁾	2.8 ⁽¹⁾	ىن	3.15 ⁽¹⁾	
V _{hys(LVD)}	LVD voltage threshold hysteresis ⁽¹⁾	V _{IT+(LVD)} -V _{IT-(LVD)}	150	200	250	mV
Vt _{POR}	V _{DD} rise time ⁽¹⁾		6µs/V		100ms/V	
t _{g(VDD)}	Filtered glitch delay on V _{DD} ⁽¹⁾	Not detected by the LVD			40	ns

1. Data based on characterization results, not tested in production.

2. If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range.

# 12.4.2 Auxiliary voltage detector (AVD) thresholds

Subject to general operating conditions for  $T_{A}. \label{eq:subject}$ 

Symbol	Perame ter	Conditions	Min	Тур	Мах	Unit
V _{IT+(AVD)} 1 ('	010	VD level = high in option byte	4.4 ⁽¹⁾	4.6	4.9	
	$1 \Rightarrow 0 \text{ AVD}$ . flag toggle threshold	VD level = med. in option byte	3.95 ⁽¹⁾	4.15	4.4 ⁽¹⁾	3
		VD level = low in option byte	3.4 ⁽¹⁾	3.6	3.8 ⁽¹⁾	v
<u> </u>	VD level = high in option byte	4.2	4.4	4.65 ⁽¹⁾		
Vı (AVD)	$V_{1,i-(AVD)} = 0 \Rightarrow 1 \text{ AVDF flag toggle threshold} $ ( $V_{DD}$ fall)	VD level = med. in option byte	3.75 ⁽¹⁾	4.0	4.2 ⁽¹⁾	
	VD level = low in option byte	3.2 ⁽¹⁾	3.4	3.6 ⁽¹⁾		
V _{hys(AVD)}	AVD voltage threshold hysteresis	V _{IT+(AVD)} -V _{IT-(AVD)}		200		
$\Delta V_{\text{IT-}}$	Voltage drop between AVD flag set and LVD reset activated	V _{IT-(AVD)} -V _{IT-(LVD)}		450		mV

# Table 88. AVD thresholds

1. Data based on characterization results, not tested in production.



#### Supply current characteristics 12.5

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To obtain the total device consumption, the two current values must be added (except for Halt mode for which the clock is stopped).

#### 12.5.1 Flash current consumption

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
I _{DD}	Supply current in Run mode ⁽²⁾		1.3 2.0 3.6 7.1	3.0 5.0 7.0 15.0	mA
	Supply current in Slow mode ⁽²⁾	$      f_{OSC} = 2 \text{ MHz}, \      f_{CPU} = 62.5 \text{ kHz} $	600 7 )0 300 1100	2700 3000 3600 4000	μΑ
	Supply current in Wait mode ⁽²⁾		1.0 1.5 2.5 4.5	3.0 4.0 5.0 7.0	mA
	Supply current in Slow Wait mode ⁽²⁾		580 650 770 1050	1200 1300 1800 2000	
	Supply current in Halt ຫວດ ^{ູ (3)}	$-40^{\circ}C \le T_A \le +85^{\circ}C$ $-40^{\circ}C \le T_A \le +125^{\circ}C$	< 1	10 50	μA
	Supply current in Active Halt mode ⁽⁴⁾	$f_{OSC} = 2 \text{ MHz}$ $f_{OSC} = 4 \text{ MHz}$ $f_{OSC} = 8 \text{ MHz}$ $f_{OSC} = 16 \text{ MHz}$	80 160 325 650	No max. guaranteed	

1. Datained on characterization results, tested in production at V_{DD} max. and f_{CPU} max.

Monsurements are done in the following conditions:


2. - Cogram executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%

- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load) All peripherals in reset state LVD disabled
- Clock input (OSC1) driven by external square wave

 In Slow and Slow Wait modes, f_{CPU} is based on f_{OSC} divided by 32
 To obtain the total current consumption of the device, add the clock source (*Section 12.6.3*) and the peripheral power consumption (Section 12.5.3).


- All I/O pins in push-pull 0 mode (when applicable) with a static value at V_{DD} or V_{SS} (no load), LVD disabled. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
- Data based on characterization results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at  $V_{DD}$  or  $V_{SS}$  (no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total current consumption of the device, add the clock source consumption (*Section 12.6.3*). 4.






# Power consumption vs f_{CPU}: Flash devices









## 12.5.2 Supply and clock managers

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To obtain the total device consumption, the two current values must be added (except for Halt mode).

Symbol	Parameter	Conditions	Тур	Max	Unit
I _{DD(RCINT)}	Supply current of internal RC oscillator		625		
I _{DD(RES)}	Supply current of resonator oscillator ⁽¹⁾⁽²⁾		see Section 12.6.3 on page 155		μA
I _{DD(PLL)}	PLL supply current	V – 5V	360	.19	
I _{DD(LVD)}	LVD supply current	$V_{DD} = 5V$	150	300	

Table 90. Oscillators, PLL and LVD current consumption

1. Data based on characterization results done with the external components specified in Section 12.6.3, not tested in production.

2. As the oscillator is based on a current source, the consumption does no' depend on the voltage.

# 12.5.3 On-chip peripherals

#### Table 91. On-chip peripherals current consumption

Symbol	Parameter	Conditions	Тур	Unit
I _{DD(TIM)}	16-bit timer supply current ⁽¹⁾		50	
I _{DD(SPI)}	SPI supply curren ^{.(2)}	$T = 25^{\circ}$ f = 4 MHz V = 5 0V		μA
I _{DD(SCI)}	SCI supply current ⁽³⁾	$T_A = 25^{\circ}C, f_{CPU} = 4 \text{ MHz}, V_{DD} = 5.0 \text{ V}$	400	μΛ
I _{DD(ADC)}	ADC supply current when converting ⁽⁴⁾			

1. Data based on a differential I_{DD} measurement between reset configuration (timer counter running at  $f_{CP}$ , 4) and muler counter stopped (only TIMD bit set). Data valid for one timer.

2. Data cased on a differential I_{DD} measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.

5. Data based on a differential  $I_{DD}$  measurement between SCI low power state (SCID = 1) and a permanent SCI data transmit sequence.

4. Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions.



1050

#### **Clock and timing characteristics** 12.6

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$ .

#### 12.6.1 **General timings**

#### Table 92. **General timings**

		Conditions	Min	Typ ⁽¹⁾	Max	Unit
t	Instruction cycle time		2	3	12	t _{CPU}
^t c(INST)		f _{CPU} = 8 MHz	250	375	1500	ns
+			10		22	t _{CPU}
v(IT) ۳	$t_{v(IT)}$ Interrupt reaction time $t_{v(IT)} = \Delta t_{c(INST)} + 10^{(2)}$		1.25		2.75	μs

1. Data based on typical application software.

Time measured between interrupt event and interrupt vector fetch.  $\Delta t_{c(INST)}$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution. 2.


#### 12.6.2 **External clock source**

#### Table 93. **External clock source**

2. Time me needed	Time measured between interrupt event and interrupt vector fetch. $\Delta t_{c(INST)}$ is the number of $t_{CPU}$ cycles needed to finish the current instruction execution.								
Externa	I clock source	×e							
Table 93.	External clock source	161							
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit			
V _{OSC1H}	OSC1 input pin high level voltage		V _{DD} -1		V _{DD}	v			
V _{OSC1L}	OSC1 input pin low level voltage		$V_{SS}$		V _{SS} +1	v			
t _{w(OSC1H)} t _{w(OSC1L)}	OSC1 high or lov / time (1	See <i>Figure 67</i> .	5			ns			
t _{r(OSC1)} t _{f(OSC1)}	OSC1ांड२ (त tall time ⁽¹⁾				15	115			
I _{lkç}	DCCI input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1	μA			

1. Data vased on design simulation and/or technology characteristics, not tested in production.

## Figure 67. Typical application with an external clock source



nso

Doc ID 13841 Rev 1



## 12.6.3 Crystal and ceramic resonator oscillators

The ST7 internal clock can be supplied with four different crystal/ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fosc	Oscillator frequency ⁽¹⁾	LP: low power oscillator MP: medium power oscillator MS: medium speed oscillator HS: high speed oscillator	1 >2 >4 >8	Ċ	2 4 5 16	MHz
R _F	Feedback resistor ⁽²⁾		າເ		40	kΩ
C _{L1} C _{L2}	Recommended load capacitance versus equivalent serial resistance of the crystal or ceramic resonator $(R_S)^{(3)}$	$ \begin{array}{l} R_{S} = 200\Omega \ LP \ \text{oscillator} \\ R_{S} = 200\Omega \ MP \ \text{oscillator} \\ R_{S} = 200\Omega \ MS \ \text{oscillator} \\ R_{S} = 100\Omega \ HS \ \text{oscillator} \end{array} $	22 22 18 15		56 46 33 33	pF
i ₂	OSC2 driving current	V _{DD} = 5V, V _N = V _{SS} LP cocilla or Min regillator MS oscillator HS oscillator		80 160 310 610	150 250 460 910	μΑ

Table 94.	Crystal and ceramic resonator oscillators
-----------	-------------------------------------------

1. The oscillator selection can be optimized in terms of supply current using a high quality resonator with a small R_S value. Refer to crysta vora nic resonator manufacturer for more details.

- 2. Data based on characterization results, not tested in production. The relatively low value of the RF resistor, offers a good protection acainst issues resulting from use in a humid environment, due to the induced leakage and the rias condition change. However, it is recommended to take this point into account if the microcontroller sused in tough humidity conditions.
- 3. For  $C_{L_1}$  and  $C_{L_2}$  it is recommended to use high-quality ceramic capacitors in the 5pF to 25pF range (typ.) des gnr d or high-frequency applications and selected to match the requirements of the crystal or resonator.  $C_{L_1}$  and  $C_{L_2}$ , are usually the same size. The crystal manufacturer typically specifies a load concarance which is the series combination of  $C_{L_1}$  and  $C_{L_2}$ . PCB and MCU pin capacitance must be included when sizing  $C_{L_1}$  and  $C_{L_2}$  (10 pF can be used as a rough estimate of the combined pin and board capacitance).







inso'

Tabl	ine so. Oscilande selection for typical resonators								
	Typical c	eramic	resonators (information for guidance only)	C	6	+			
Oscil.	Murata reference ⁽²⁾	ence ⁽²⁾ Freq. Characteristic ⁽³⁾ [F		C _{L1} [pF]	С <u>L2</u> [pF]	t _{SU(osc)} [ms] ⁽¹⁾			
LP	CSA2.00MG	2	Af _[+0.59/ +0.29/ A +0.29/ +>>>>// 1	22	22	4			
MP	CSA4.00MG	4	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%\Delta_{Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	22	22	2			
MS	CSA8.00MTZ	8	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.5\%\Delta_{Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	_{correl} ] 33		1			
HS	CSA16.00MXZ040 ⁽⁴⁾	16	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%\Delta_{Ta}, \pm 0.3\%_{aging}, \pm x.x\%_{correl}]$	55	33	0.7			

Table 95.	OSCRANGE selection for typical resonators

 $t_{SU(OSC)}$  is the typical oscillator start-up time measured between  $V_{DD}$  = 2.8V and the fetch of the first instruction (with a quick  $V_{DD}$  ramp-up from 0 to 5V (<50µs). 1.

Resonators all have different characteristics. Contact the manufacturer to obtain the appropriate values of external components and to verify oscillator performance. 2.


3. Resonator characteristics given by the ceramic resonator manufacturer.


4. 3rd overtone resonators require specific validation by the resonator manufacturer.

#### 12.6.4 **RC** oscillators

#### **RC** oscillators Table 96.

	t characteristics. Contact the manufact scillator performance.	urer to obtain the appropri	ate valu	es of exte	err al	
characteristics gi	ven by the ceramic resonator manufact	turer.		<b>.</b> C		
e resonators req	uire specific validation by the resonator	r manufacturer.	(	$10^{\circ}$		
RC oscilla Table 96.	tors RC oscillators	eteP	<u>(</u> 0)			
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
fosc (RCINT)	Internal RC oscillator frequency (see Figure 69)	$\Gamma_A = 25^{\circ}C, V_{DD} = 5V$	2	3.5	5.6	MHz





Note:

To reduce disturbance to the RC oscillator, it is recommended to place decoupling capacitors between V_{DD} and V_{SS} as shown in Figure 88 on page 173.

#### 12.6.5 **PLL characteristics**

#### Table 97. **PLL** characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC}	PLL input frequency range		2		4	MHz



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
∧ f/f	Instantaneous PLL jitter ⁽¹⁾	f _{OSC} = 4 MHz		1.0	2.5	%
$\Delta f_{CPU}/f_{CPU}$		f _{OSC} = 2 MHz		2.5	4.0	/0


Table 97.PLL characteristics

1. Data characterized but not tested

The user must take the PLL jitter into account in the application (for example, in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it will be impacted by the PLL jitter.

*Figure 70* shows the PLL jitter integrated on application signals in the range 125 kHz to 2 MHz. At frequencies of less than 125 kHz, the jitter is negligible.

Figure 70. Integrated PLL jitter vs signal frequency⁽¹⁾



1. Measurement conditions: TPU = 5 MHz

# 12.7 Memory characteristics

## 12.7.1 RAM and hardware registers

#### Table 98. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{RM}	Data retention mode ⁽¹⁾	Halt mode (or Reset)	1.6			V

1. Minimum V_{DD} supply voltage without losing data stored in RAM (in Halt mode or under Reset) or in hardware registers (only in Halt mode). Not tested in production.

## 12.7.2 Flash memory

#### Table 99.Dual voltage HDFlash memory

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
f.	Operating frequency	Read mode	0		8	MHz
[†] CPU		Write/Erase mode	1		8	
V _{PP}	Programming voltage ⁽²⁾	$4.5V \le V_{DD} \le 5.5V$	11.4		12.6	V



Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
I _{DD}	Supply current ⁽³⁾	Write/Erase		0		μA	
	V _{PP} current ⁽³⁾	Read (V _{PP} = 12V)			200	μA	
I _{PP}	vpp current.	Write/Erase			30	mA	
t _{VPP}	Internal $V_{PP}$ stabilization time			10		μs	
t _{RET}	Data retention	$T_A = 55^{\circ}C$	20			years	
N _{RW}	Write/Erase cycles	$T_A = 85^{\circ}C$	100			cycles	
T _{PROG} T _{ERASE}	Programming or erasing temperature range		-40	25	85	°C	

Table 99. **Dual voltage HDFlash memory (continued)** 

1. Data based on characterization results, not tested in production.

. not permane produced show the produced show th 2. V_{PP} must be applied only during the programming or erasing operation and not permanently for reliability reasons.



# 12.8 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

## 12.8.1 Functional electromagnetic susceptibility (EMS)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test concerns with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results given in *Table 100* on page 160 are based on the EMS levels and classes defined in appl.cation note AN1709.

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the use, applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected recen
- critica' (lat a corruption (control registers...)

#### Preque ification trials

Nest of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



Table 100. EMS test results

Symbol	Parameter	Conditions	Level/class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	8 or 16 Kbyte Flash device: $V_{DD} = 5V$ , $T_A = +25^{\circ}C$ , $f_{OSC} = 8$ MHz conforms to IEC 1000-4-2	4B
V _{FFTB}	Fast transient voltage burst limits to be applied through 100pF on $V_{DD}$ and $V_{DD}$ pins to induce a functional disturbance	$V_{DD} = 5V$ , $T_A = +25^{\circ}C$ , $f_{OSC} = 8$ MHz conforms to IEC 1000-4-4	4A

## 12.8.2 Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling two LEDs through the '/O ports), the product is monitored in terms of emission. This emission test is in line win the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Table 101. EMI emissions

Symbol Parameter		Conditions	Device/package ⁽¹⁾	Monitored	Max vs [f	Unit	
Symbol			frequency band	8/4 MHz	16/8 MHz	Jiii	
				0.1 M.H. tr 30 MHz	12	18	
			8/16 Kbyte Flash	30 MHz to 130 MHz	19	25	dBµV
			LQFP44	130 MHz to 1 GHz	15	22	
				SAE EMI Level	3	3.5	-
			16	0.1 MHz to 30 MHz	20	21	
6	Peak level ⁽²⁾	$V_{DD} = 5V$ $T_A = +25^{\circ}C$	3.2 Kວyte Flash	30 MHz to 130 MHz	26	31	dBµV
S _{EMI}	Peak level	conform ່າງໆ tu SAE J 17: 2/3	LQFP44	130 MHz to 1 GHz	22	28	
		SAE J 17: 2/3		SAE EMI Level	3.5	4.0	-
				0.1 MHz to 30 MHz	25	27	
	×0 '		32 Kbyte Flash	30 MHz to 130 MHz	30	36	dBµV
	6		LQFP32	130 MHz to 1 GHz	18	23	
S				SAE EMI Level	3.0	3.5	-

1. Refer to application note AN1709 for data on other package types.

2. Data based on characterization results, not tested in production.

# 12.8.3 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

## Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). Two models



can be simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard.

Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)		2000	
V _{ESD(MM)}	Electrostatic discharge voltage (machine model)	T _A = +25°C	200	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charged device model)		250	

Table 102. Absolute maximum ratings

1. Data based on characterization results, not tested in production.

## Static and dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to access the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC later up standard. For more details, refer to the application note AN1181.
- **DLU**: Electrostatic discharges (one positive that one negative test) are applied to each pin of three samples when the micro is turning to assess the latch-up performance in dynamic mode. Power supplies are cet to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

Table 103.	Electrical	sensitivities
------------	------------	---------------

X

Symbol	Parameter	Parameter Conditions	
LU	Static latch-up class	$T_A = +25 °C$ $T_A = +85 °C$ $T_A = +125 °C$	A A A
DLU	Dynamic latch-up class	$V_{DD} = 5.5V$ , $f_{OSC} = 4$ MHz, $T_A = +25^{\circ}C$	А

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, meaning that when a device belongs to Class A, it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).



# 12.9 I/O port pin characteristics

## 12.9.1 General characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Table 104.	General	characteristics
	aonorai	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage (standard voltage devices) ⁽¹⁾				0.3xV _{DD}	
V _{IH}	Input high level voltage ⁽¹⁾		$0.7 \mathrm{xV}_{\mathrm{DD}}$			V
V _{hys}	Schmitt trigger voltage hysteresis ⁽²⁾			0.7	IG	
ı (3)	Injected current on pin PB0	V _{DD} = 5V			+•.	mA
I _{INJ(PIN)} ⁽³⁾	Injected current on other I/O pins	v _{DD} = 5v		2V	±4	IIIA
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins)	V _{DD} = 5V	010	50	±25	mA
l _{lkg}	Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	
۱ _S	Static current consumption induced by each floating input pin	Floating input incle ⁽⁴⁾⁽⁵⁾		200		μA
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	$V_{IN} = V_{CS} v_{DD} = 5V$	50	120	250	kΩ
C _{IO}	I/O pin capacitance	02		5		pF
t _{f(IO)out}	Output high to low level fall time ⁽¹⁾	C _L = 50pF		25		20
t _{r(IO)out}	Output low to high level rise time	between 10% and 90%		25		ns
t _{w(IT)in}	External interrupt pulse time(7)		1			t _{CPU}

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Sc mitt trigger switching levels. Based on characterization results, not tested.

3. When the current lin itation is not possible, the V_{IN} maximum must be respected, otherwise refer to the I_{INJ(PIN)} specification. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. Refer to Section 12.2 2 or page 148 for more details.


4. Static perk current value taken at a fixed V_{IN} value, based on design simulation and technology characteristics, not tested in production. This value depends on V_{DD} and temperature values.


5. The Committ trigger that is connected to every I/O port is disabled for analog inputs only when ADON bit is ON and the opricular ADC channel is selected (with port configured in input floating mode). When the ADON bit is OFF, static current consumption may result. This can be avoided by keeping the input voltage of this pin close to V_{DD} or V_{SS}.

 The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in Figure 72).


7. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.







1. I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of greater EMC robustness and lower cost.



## 12.9.2 Output driving current

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.


Symbol	Parameter	Con	Conditions		Max	Unit
	Output low level voltage for a standard I/O pin when		$I_{IO} = +5mA$		1.2	
	8 pi s are sunk at same time ( if a rigure 73)		I _{IO} = +2mA		0.5	
V _{OL} ()	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time		$I_{IO} = +20mA$ $T_A \le 85^{\circ}$ $T_A > 85^{\circ}C$		1.3 1.5	v
	see Figure 74 and Figure 76)	• 00 = 01	I _{IO} = +8mA		0.6	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time		I _{IO} = -5mA, T _A ≤ 85°C T _A > 85°C	V _{DD} - 1.4 V _{DD} - 1.6		
	(see <i>Figure 75</i> and <i>Figure 78</i> )		I _{IO} = -2mA	V _{DD} - 0.7		]

#### Table 105. Output driving comment

The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

2. The I_{IO} current sourced must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}. True open drain I/O pins do not have V_{OH}.











Figure 75.



1050






Figure 76. Typical V_{OL} vs. V_{DD} (standard ports)



2 2.5 3 3.5 4 4.5 5 5.5 6

Vdd(V)

Doc ID 13841 Rev 1

0

2 2.5 3 4 4.5 5 5.5 6

Vdd(V)

3.5

# 12.10 Control pin characteristics

## 12.10.1 Asynchronous RESET pin

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

#### Table 106. Asynchronous RESET pin

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage ⁽¹⁾				$0.16 \mathrm{xV}_{\mathrm{DD}}$	
V _{IH}	Input high level voltage ⁽¹⁾		$0.85 \mathrm{xV}_{\mathrm{DD}}$			v
V _{hys}	Schmitt trigger voltage hysteresis ⁽²⁾			2.5		v
V _{OL}	Output low level voltage ⁽³⁾	$V_{DD} = 5V, I_{IO} = +2mA$		0.2	0.5	
I _{IO}	Driving current on RESET pin			2	CC	mA
R _{ON}	Weak pull-up equivalent resistor	$V_{DD} = 5V$	20	31,	120	kΩ
t _{w(RSTL)out}	Generated reset pulse duration	Internal reset sources	20	3)	42 ⁽⁴⁾	110
t _{h(RSTL)in}	External reset pulse hold time ⁽⁵⁾		2.5			μs
t _{g(RSTL)in}	Filtered glitch duration ⁽⁶⁾	10	<u>Ko</u>	200		ns

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Schmitt trigger switching levels.

3. The I_{IO} current sunk must always respect the absolute maximum rating specified in *Section 12.2.2* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

4. Data guaranteed by design, not tested in production.

5. <u>To guarantee the reset of the device, a minimula pulse has to be applied to the RESET pin. All short pulses applied on the RESET pin with a duration below the (RSTL) is can be ignored.</u>

6. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy environments.







Figure 79. **RESET** pin protection when LVD is enabled⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾⁽⁶⁾⁽⁷⁾

- 1. The reset network protects the device against parasitic resets.
- 2. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or water dog).
- 3. Whatever the reset source is (internal or external), the user must ensure that the level on the EEET pin can go below the V_{IL} max. level specified in *Section 12.10.1*. Otherwise the reset with the level on the taken into account internally.
- 4. Because the reset circuit is designed to allow the internal RESET to be cate us in the RESET pin, the user must ensure that the current sunk on the RESET pin (by an external pulling for example) is less than the absolute maximum value specified for I_{INJ(RESET)} in Section 12.2.2 on page 148.
- 5. When the LVD is enabled, it is mandatory not to connect a pull-up tosistor. A 10nF pull-down capacitor is recommended to filter noise on the reset line.
- In case a capacitive power supply is used, it is recomming ac' to connect a 1M ohm pull-down resistor to the RESET pin to discharge any residual voltage ind aced by this capacitive power supply (this will add 5μA to the power consumption of the MCU).
- 7. Tips when using the LVD:

A. Check that all recommendations related to reset circuit have been applied (see notes above) B. Check that the power supply is properly decoupled ( $100nF + 10\mu F$  close to the MCU). Refer to AN1709. If this cannot be done, it is recommended to put a 100nF + 1M ohm pull-down on the RESET pin. C. The capacitors connected on the RESET pin and also the power supply are key to avoiding any start-up marginality. In most cases sepsid and 2 above are sufficient for a robust solution. Otherwise: Replace 10nF pull-down on the RESET pin with a 5µF to 20µF capacitor.





- 1. The reset network protects the device against parasitic resets.
- 2. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog)
- Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the V_{IL} max. level specified in Section 12.10.1. Otherwise the reset will not be taken into account internally.
- 4. Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value specified for I_{INJ(RESET)} in Section 12.2.2 on page 148.




#### 12.10.2 ICCSEL/V_{PP} pin

Subject to general operating conditions for  $V_{\text{DD}},\,f_{\text{CPU}},$  and  $T_{\text{A}}$  unless otherwise specified.

Table	107.	ICCSEL/V _{PP} pin	
labic	107.		

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IL}	Input low level voltage ⁽¹⁾		V _{SS}	0.2	V
V _{IH}	Input high level voltage ⁽¹⁾		V _{DD} - 0.1	12.6	v
I _{lkg}	Input leakage current	$V_{IN} = V_{SS}$		±1	μA

1. Data based on design simulation and/or technology characteristics, not tested in production.



1. When ICC mode is not required by the application ICCSE! / 'Pr' pin must be tied to VSS.

#### Timer peripheral characteristics 12.11

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Refer to I/O port character istres for more details on the input/output alternate function characteristics (outpu' compare, input capture, external clock, PWM output...).

Data based on design simulation and/or characterization results, not tested in production.

12.11.1	16-bາ້ : ກ່ານໄອ 108.						
wSO/K	Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
~105	t _{w(ICAP)in}	Input capture pulse time		1			t _{CPU}
0		PWM resolution time		2			t _{CPU}
	t _{res(PWM)}		f _{CPU} = 8 MHz	250			ns
	f _{EXT}	Timer external clock frequency		0		f //	MHz
	f _{PWM}	PWM repetition rate		0		f _{CPU} /4	IVIFIZ
	Res _{PWM}	PWM resolution				16	bit



# **12.12** Communication interface characteristics

## 12.12.1 Serial peripheral interface (SPI)

The following characteristics are subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified. The data is based on design simulation and/or characterization results, not tested in production.

When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration. Refer to the I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master f _{CPU} = 8 MHz	f _{CPU} /128 = 0.0625	^f Cיטריס = 2	MHz
1/t _{c(SCK)}	SFI Clock frequency	Slave f _{CPU} = 8 MHz	0	f _{CPU} /2 = 4	
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time		see . O po	ort pin description	
$t_{su(\overline{SS})}^{(1)}$	SS setup time ⁽²⁾	Slave	لريان + 50		
$t_{h(\overline{SS})}^{(1)}$	SS hold time	Slave	120		
${t_{w(SCKH)}}^{(1)}_{t_{w(SCKL)}}^{(1)}$	SCK high and low time	Master Slave	100 90		
t _{su(MI)} ⁽¹⁾ t _{su(SI)} ⁽¹⁾	Data input setup time	Master Slave	100 100		
t _{h(MI)} (1) t _{h(SI)} (1)	Data input hold time	iv1a5ter Slave	100 100		ns
t _{a(SO)} ⁽¹⁾	Data output access time	Slave	0	120	
t _{dis(SO)} ⁽¹⁾	Data outour olsable time	Slave		240	
$t_{v(SO)}^{(1)}$	Date output valid time	Slove (after enable edge)		120	
t _{h(SO)} ⁽¹⁾	Late output hold time	Slave (after enable edge)	0		
t _{v(:**C)} (1,	Data output valid time	Master (after enable adda)		120	
t _{r (MO)} ⁽¹⁾	Data output hold time	Master (after enable edge)	0		

#### Table 109. SPI characteristics

1. Data based on design simulation and/or characterization results, not tested in production.

2. Depends on  $f_{CPU}$ . For example, if  $f_{CPU} = 8$  MHz, then  $t_{CPU} = 1 / f_{CPU} = 125$ ns and  $t_{su(SS)} = 175$ ns.








Figure 82. SPI slave timing diagram with CPHA =  $0^{(1)}$ 

- 1. Measurement points are done at CMOS levels: 0.3xV_{DD} and 0.7xV_{DD}.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master node, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.






1. Measurement points are done at CMOS levels: 0.3xV_{DD} and 0.7xV_{DD}.

 When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.

21050lf





## Figure 84. SPI master timing diagram⁽¹⁾

1. Measurement points are done at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .

2. When no communication is on-going the data output line of the PI MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin statu, copends on the I/O port configuration.

# 12.13 10-bit ADC characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

S	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	f _{ADC}	ADC c'oc's frequency		0.4		2	MHz
	VAREF	A 18 og reference voltage	$0.7*V_{DD} \le V_{AREF} \le V_{DD}$	3.8		V _{DD}	v
		Conversion voltage range ⁽¹⁾		V _{SSA}		V _{AREF}	v
Ì		Positive input leakage current for	$-40^\circ C \leq T_A \leq +85^\circ C$			±250	nA
	l _{lkg}	analog input ⁽²⁾	$+85^{\circ}C \leq T_A \leq +125^{\circ}C$			±1	μA
	R _{AIN}	External input impedance				See	kΩ
	C _{AIN}	External capacitor on analog input				figures <i>85</i> and	pF
	f _{AIN}	Variation freq. of analog input signal				86	Hz
	C _{ADC}	Internal sample and hold capacitor			12		pF
	t _{ADC}	Conversion time (Sample + Hold) $f_{CPU} = 8 \text{ MHz}$ , Speed = 0, $f_{ADC} = 2 \text{ MHz}$			7.5		μs
	7,00	No. of sample capacitor loading cycles No. of Hold conversion cycles			4 11	1/f _{ADC}	


#### Table 110. 10-bit ADC characteristics




#### **Electrical characteristics**

- 1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.
- 2. For Flash devices: Injecting negative current on any of the analog input pins significantly reduces the accuracy of any conversion being performed on any analog input. Analog pins of ST72F324 devices can be protected against negative injection by adding a Schottky diode (pin to ground). Injecting negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to the analog input pins. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 12.9 does not affect the ADC accuracy.

Figure 85.  $R_{AIN}$  max. vs  $f_{ADC}$  with  $C_{AIN} = 0pF^{(1)}$  Figure 86. Recommended  $C_{AIN}$  and  $R_{AIN}$  values⁽²⁾



- 1. C_{PARASITIC} represents the capacitance of the PCB (dependent on scide, ing and PCB layout quality) plus the pad capacitance (3pF). A high C_{PARASITIC} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 2. This graph shows that, depending on the input signal variation ( $A_{IN}$ ),  $C_{AIN}$  can be increased for stabilization time and decreased to allow the use of a larger serial resistor ( $R_{AIN}$ ).



## 12.13.1 Analog power supply and reference pins

Depending on the MCU pin count, the package may feature separate V_{AREF} and V_{SSA} analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In some packages, V_{AREF} and V_{SSA} pins are not available (refer to *Section 2 on page 15*). In this case the analog supply and reference pads are internally bonded to the V_{DD} and V_{SS} pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see *Section 12.13.2: General PCB design guidelines*).




## 12.13.2 General PCB design guidelines

To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

- Use separate digital and analog planes. The analog ground plane should be connected to the digital ground plane via a single point on the PCB.
- Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1µF and optionally, if needed, 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10µF capacitor close to the power source (see *Figure 88*).
- The analog and digital power supplies should be connected in a star network. Do not use a resistor, as V_{AREF} is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.








## 12.13.3 ADC accuracy

#### Table 111. ADC accuracy

Symbol	Parameter		Conditions	Тур	Max ⁽¹⁾	Unit
IE _T I	Total unadjusted error ⁽²⁾			4	6	
IE _O I	Offset error ⁽²⁾	V ⁽²⁾		3	5	
IE _G I	Gain error ⁽²⁾	12		0.5		LSB
IE _D I	Differential linearity error ⁽²⁾	V _{DD}	CPIL in run modo @ f _ 2 MHz	1.5	4.5	
IELI	Integral linearity error ⁽²⁾		CPU in run mode @ f _{ADC} 2 MHz	1.J		

 Data based on characterization results, monitored in production to guarantee 99.73% within ± max value from -40°C to 125°C (± 3σ distribution limits).

ADCxx accuracy vs. negative injection current: Injecting negative current may reduce the accuracy of the conversion being
performed on another analog input. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{IN 1}(ΣN) in
Section 12.9 does not affect the ADC accuracy.




#### Figure 89. ADC accuracy characteristics



# **13** Package characteristics

# 13.1 LQFP44 package characteristics

Figure 90. 44-pin low profile quad flat package outline



## Table 112. 44-pin low profile quad flat package mechanical data

	Dim.		mm			inches		
	Dini.	Min	Тур	Мах	Min	Тур	Max	
	А	Å	5	1.60			0.063	
	A1	0.าธ		0.15	0.002		0.006	
	A2	1.35	1.40	1.45	0.053	0.055	0.057	
	b	0.30	0.37	0.45	0.012	0.015	0.018	
10	с	0.09		0.20	0.004	0.000	0.008	
- 50 ¹¹	D		12.00			0.472		
005	D1		10.00			0.394		
	E		12.00			0.472		
	E1		10.00			0.394		
	е		0.80			0.031		
	θ	0°	3.5°	7°	0°	3.5°	7°	
	L	0.45	0.60	0.75	0.018	0.024	0.030	
	L1		1.00			0.039		

# 13.2 LQFP32 package characteristics

Figure 91. 32-pin low profile quad flat package outline




Table 113. 32-pin low profile quad flat package mechanical deta

	Dim		mm		2	inches	
	Dim.	Min	Тур	Max	Jin	Тур	Max
	А			1.60	<u> </u>		0.063
	A1	0.05		0.15	0.002		0.006
	A2	1.35	1.40	1.45	0.053	0.055	0.057
	b	0.30	0.27	0.45	0.012	0.015	0.018
	С	0.09	S	0.20	0.004		0.008
	D	C/	9.00			0.354	
	D1	90.	7.00			0.276	
	5 (C	)	9.00			0.354	
	E1		7.00			0.276	
	e		0.80			0.031	
	θ	0°	3.5°	7°	0°	3.5°	7°
ns.	L	0.45	0.60	0.75	0.018	0.024	0.030
)Y	L1		1.00			0.039	



# 13.3 Thermal characteristics

#### Table 114. Thermal characteristics

Symbol	Ratings	Value	Unit
R _{thJA}	Package thermal resistance (junction to ambient): LQFP44 10x10 LQFP32 7x7	52 70	°C/W
PD	Power dissipation ⁽¹⁾	500	mW
T _{Jmax}	Maximum junction temperature ⁽²⁾	150	°C

1. The maximum power dissipation is obtained from the formula  $P_D = (T_J - T_A) / R_{thJA}$ . The power dissipation of an application can be defined by the user with the formula:  $P_D = P_{INT} + P_{PORT}$  where  $P_{INT}$  is the chio internal power ( $I_{DD} \times V_{DD}$ ) and  $P_{PORT}$  is the port power dissipation depending on the ports used in the application.

2. The maximum chip-junction temperature is based on technology characteristics.

# **13.4** Ecopack information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

# 13.5 Packaging for automatic handling

The devices can be supplied in trays or with tape and reel conditioning.

Tape and reel conditioning can be ordered with pin 1 left-oriented or right-oriented when facing the tape source holes as shown in *Figure 92*.

#### Figure C?. pin 1 orientation in tape and reel conditioning



See also Figure 93: ST72F324xx-Auto Flash commercial product structure on page 181.



# 14 Device configuration and ordering information

# 14.1 Flash device configuration

Each device is available for production in user programmable versions (Flash). Flash devices are shipped to customers with a default content (FFh) and are configured by the customer using the option bytes.

		Static option byte 0									Stati	c optio	on byt	e 1			
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
	W	DG	Res	V	D	Bosc	arved	с,	PKG1	RSTC	OSC	TYPE	OS	CRA.	СĘ	OFF	
	HALT	SW	1163	1	0	11636	Reserved	served A		T KGT	RS	1	0	ż	57	0	PLL
Default	1	1	1	0	0	1	1	1	See note 1	1	1	5	0	1	1	1	

#### 1. Depends on device type as defined in Table 118: Package selection (OFT7) on page 180.

The option bytes allow the hardware configuration of the microcontroller to be selected. They have no address in the memory map and can be accessed only in programming mode (for example, using a standard ST7 programming tool). The default content of the Flash is fixed to FFh. To program directly the Flash devices using ICP, Flash devices are shipped to customers with the internal 5C clock source.

Table 116.	Option Lyte	<b>J</b> bit description
------------	-------------	--------------------------

*

	Bit	Nan e	Function
-018	0517	WDG HALT	<ul> <li>Watchdog reset on HALT</li> <li>This option bit determines if a reset is generated when entering Halt mode while the Watchdog is active.</li> <li>0: No reset generation when entering Halt mode</li> <li>1: Reset generation when entering Halt mode</li> </ul>
Obso	OPT6	WDG SW	Hardware or software Watchdog This option bit selects the Watchdog type. 0: Hardware (Watchdog always enabled) 1: Software (Watchdog to be enabled by software)
	OPT5	-	Reserved, must be kept at default value.



Bit	Name	Function
OPT4:3	VD[1:0]	Voltage detection These option bits enable the voltage detection block (LVD and AVD) with a selected threshold for the LVD and AVD. 00: Selected LVD = Highest threshold ( $V_{DD}$ ~4V). 01: Selected LVD = Medium threshold ( $V_{DD}$ ~3.5V). 10: Selected LVD = Lowest threshold ( $V_{DD}$ ~3.5V). 11: LVD and AVD off <b>Caution:</b> If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed. For details on the AVD and LVD threshold levels refer to Section 12.4.1 on page 150.
OPT2:1	-	Reserved, must be kept at default value
OPT0	FMP_R	<ul> <li>Flash memory readout protection</li> <li>Readout protection, when selected, provides a projection against program memory content extraction and against write access to Flash memory.</li> <li>Erasing the option bytes when the FN P_R option is selected causes the whole user memory to be presed first, afterwhich the device can be reprogrammed. Refer to Section 4.3.1 on page 24 and the ST7 Flash Programming Reference Manual for more details.</li> <li>0: Readout protection anabled</li> <li>1: Readout protection disabled</li> </ul>

Table 116.	Option b	yte 0 bit desc	ription (continue	d)
------------	----------	----------------	-------------------	----

## Table 117. Option byte 1 bit description

	Bit	Name	Function
	OPT7	FKG1	Pin package selection bit This option bit selects the package (see <i>Table 118</i> ). Note: On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.
Obsole	OPT6	RSTC	Reset clock cycle selection This option bit selects the number of CPU cycles applied during the reset phase and when exiting Halt mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time. 0: Reset phase with 4096 CPU cycles 1: Reset phase with 256 CPU cycles
	OPT5:4	OSCTYPE[1:0]	Oscillator type These option bits select the ST7 main clock source type. 00: Clock source = Resonator oscillator 01: Reserved 10: Clock source = Internal RC oscillator 11: Clock source = External source



Bit	Name	Function
OPT3:1	OSCRANGE[2:0]	Oscillator range When the resonator oscillator type is selected, these option bits select the resonator oscillator current source corresponding to the frequency range of the used resonator. When the external clock source is selected, these bits are set to medium power (2 ~ 4 MHz). 000: Typ. frequency range (LP) = 1 ~ 2 MHz 001: Typ. frequency range (MP) = 2 ~ 4 MHz 010: Typ. frequency range (MS) = 4 ~ 8 MHz 011: Typ. frequency range (HS) = 8 ~ 16 MHz
OPT0	PLL OFF	<ul> <li>PLL activation</li> <li>This option bit activates the PLL which allows multiplication hy two of the main input clock frequency. The PLL must not be used with the internal RC oscillator. The PLL is guaranteed only with an input frequency between 2 and 4 MHz.</li> <li>0: PLL x2 enabled</li> <li>1: PLL x2 disabled</li> <li>Caution: The PLL can be enabled on ly if the "OSCRANGE" (OPT3:1) bits are configured to "MP - 2~4 MHz". Otherwise, the device functionality is not guaranteed</li> </ul>


Table 117. Option byte 1 bit description (continued)

J LQFP44	1
K LQFP32	0



## 14.1.1 Flash ordering information

The following *Figure 93* serves as a guide for ordering. For new designs, refer to the separate ST72324B-Auto datasheet.



 For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to <u>www.st.com</u> or contact the ST Sales Office nearest to you.

S = Lead-free ECOPACK[®] Catania Fab



# 14.2 FastROM device ordering information and transfer of customer code

Customer code is made up of the FASTROM contents and the list of the selected options (if any). The FASTROM contents are to be sent with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh. Complete the appended *ST72324-Auto Microcontroller FASTROM Option List* to communicate the selected options to STMicroelectronics.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The following *Figure 94: ST72P324xx-Auto FastROM commercial product structure* serves as a guide for ordering. The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

**Caution:** The readout protection binary value is inverted between ROM and Flash products. The option byte checksum differs between ROM and Flash.

	Example: ST72 P 324 T A /xxx X S
	Product class
	ST72 microcontroller
	Family type
	P = FastROM
	Sub-family type
	324B = 324 sur-family
	Package tyr.e
	T = QSP
	Temperature range
10	A = -40 °C to 85 °C
olk	C = -40 °C to 125 °C
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Code name
\mathbf{O}	Defined by
	STMicroelectronics.
	Denotes ROM code, pinout
	and program memory size.
	Tape and Reel conditioning options (left blank if Tray)
	TR or R = Pin 1 left-oriented
	TX or X = Pin 1 right-oriented (EIA 481-C compliant)
	ECOPACK/Fab code
	Blank or E = Lead-free ECOPACK [®] Phoenix Fab
	S = Lead-free ECOPACK® Catania Fab

Figure 94. ST72P324xx-Auto FastROM commercial product structure



	ST72324-Auto Micro	controller FASTROM Opti	on List
	(Last	update: June 2011)	
Customer:		····	
	e name is assigned by STM Ist be sent in .S19 formatF		ocessed.
	e/Package (check only one c		
FASTROM DEVICE:	32K	16K	8K
LQFP44 10x10: LQFP32 7x17:	[] ST72P324(J6)T [] ST72P324(K6)T	[] ST72P324(J4)T [] ST72P324(K4)T	[] ST72P324(J2)T [] ST72P324(K2)T
ROM DEVICE:		16K	8К
LQFP44 10x10: LQFP32 7x7:	[] ST72324(J6)T [] ST72324(K6)T	[] ST72324(J4)T [] ST72324(K4)T	[] ST72324, I2) ` [] ST72324, I2) ` [] ST72 324 'K∠)T
Conditioning for LQFP part	ckage (check only one optio	n):	
	[] Tape and Reel	[] Tray	
Temperature range :	[] A (-40°C to +85°C) [] B (-40°C to +105°C) [] C (-40°C to +125°C) [] D (-40°C to +125°C)	05010	
Special Marking:	[] No		". X. Other packages: 10 characters max. letters, digits, '.', '-', '/' and spaces only.
Clock Source Selection:	[] MP: Medium po [] MS: Medium sp [] HS: High speed [] Internal RC	resonator (1 to 2 MHz) wer resonator (2 to 4 MHz) eed resonator (4 to 8 MHz) resonator (8 to 16 MHz) medium power resonator ir	n option byte)
PLL (.)(2)	[] Disabled	[] Enabled	
L√D reset	[] Disabled [] Medium threshold	[] High threshold [] Low threshold	
Reset delay	[] 256 cycles	[] 4096 cycles	
Watchdog selection	[] Software activation	[] Hardware activation	
Halt when Watchdog on	[] Reset	[] No reset	
Readout protection	[] Disabled	[] Enabled	
Date		Signature	
	f internal RC network is sele d only if the resonator is cor		2~4 MHz".
CAUTION: The readout p differ between ROM and F	rotection binary value is inve Flash.	erted between ROM and Fla	ash products. The option byte checksum will



Obsole

14.3 Development tools

14.3.1 Introduction

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and third-party tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

14.3.2 Evaluation tools and starter kits

ST offers complete, affordable **starter kits** and full-featured **evaluation boards** that allow you to evaluate microcontroller features and quickly start developing ST7 applications. Starter kits are complete, affordable hardware/software tool packages that include features and samples to help you quickly start developing your application. ST evaluation to be as open-design, embedded systems, which are developed and documented to cerve as references for your application design. They include sample application controlare to help you demonstrate, learn about and implement your ST7's features.

14.3.3 Development and debugging tools

Application development for ST7 is supported by full / Sotimizing **C Compilers** and the **ST7 Assembler-Linker** toolchain, which are all seamle say integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The Cosmic C Compiler is a teilable in a free version that outputs up to 16 Kbytes of code.

The range of hardware tools includes cost effective ST7-DVP3 series emulators. These tools are supported by the ST7 Toolset from STMicroelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

14.3.4 Programming tools

During the development cycle, the ST7-DVP3 and ST7-EMU3 series emulators and the CLock provide in-circuit programming capability for programming the Flash microcontroller on your application board.

ST also provides dedicated a low-cost dedicated in-circuit programmer, the ST7-STICK, as well as ST7 socket boards which provide all the sockets required for programming any of the devices in a specific ST7 subfamily on a platform that can be used with any tool with incircuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

For additional ordering codes for spare parts, accessories and tools available for the ST7 (including from third party manufacturers), refer to the online product selector at www.st.com/mcu.



	Emulation				Programming
Supported	ST7 DVP3 series		ST7 EMU3 series		ICC socket
products	Emulator	Connection kit	Emulator	Active probe and TEB	board
ST72324J, ST72F324J	ST7MDT20- DVP3	ST7MDT20- T44/DVP	ST7MDT20J-EMU3	ST7MDT20J-TEB	ST7SB20J/xx ⁽¹⁾
ST72324K, ST72F324K		ST7MDT20- T32/DVP		317MD1203-1EB	31736200/88

Table 119. STMicroelectronics development tools

1. Add suffix /EU, /UK, /US for the power supply of your region.

14.3.5 Socket and emulator adapter information

For information on the type of socket that is supplied with the emulator, roter to the suggested list of sockets in Table 120.

Note: Before designing the board layout, it is recommended to check the overall dimensions of the socket as they may be greater than the dimensions of the device.

> For footprint and other mechanical information about inese sockets and adapters, refer to the manufacturer's datasheet (www.yamaichi.de for LQFP44 10x10 and www.ironwoodelectronics.com for LQFPC? 7x().

Table 120. Suggested list of socket types

Device	Socket (suppling with ST7MDT20J-EMU3)	Emulator adapter (supplied with ST7MDT20J-EMU3)
LQFP32 7X7	IRCNWOOD SF-QFE32SA-L-01	IRONWOOD SK-UGA06/32A-01
LQFP44 10X10) AMAICHI IC149-044-*52-*5	YAMAICHI ICP-044-5

14.4 ST/ application notes

All relevant ST7 application notes can be found on www.st.com.



15 Known limitations

15.1 Safe connection of OSC1/OSC2 pins

The OSC1 and/or OSC2 pins must not be left unconnected, otherwise the ST7 main oscillator may start and, in this configuration, could generate an f_{OSC} clock frequency in excess of the allowed maximum (> 16 MHz), putting the ST7 in an unsafe/undefined state. Refer to *Section 6.3 on page 33*.

15.2 External interrupt missed

To avoid any risk of generating a parasitic interrupt, the edge detector is automatically disabled for one clock cycle during an access to either DDR and OR. Any input signal edge during this period will not be detected and will not generate an interrupt.

This case can typically occur if the application refreshes the port configuration registers at intervals during runtime.

Workaround

The workaround is based on software checking the level on the interrupt pin before and after writing to the PxOR or PxDDR registers. If there is a level change (depending on the sensitivity programmed for this pin) the interrupt routine is invoked using the call instruction with three extra PUSH instructions before exact ting the interrupt routine (this is to make the call compatible with the IRET instruct on at time end of the interrupt service routine).

But detection of the level change does not make sure that edge occurs during the critical one cycle duration and the interrupt has been missed. This may lead to occurrence of same interrupt twice (one hardware and another with software call).

To avoid this, a semaphore is set to '1' before checking the level change. The semaphore is changed to evel'c' inside the interrupt routine. When a level change is detected, the semaphore status is checked and if it is '1' this means that the last interrupt has been missed. In this case, the interrupt routine is invoked with the call instruction.

There is another possible case that is, if writing to PxOR or PxDDR is done with global interrupts disabled (interrupt mask bit set). In this case, the semaphore is changed to '1' when the level change is detected. Detecting a missed interrupt is done after the global interrupts are enabled (interrupt mask bit reset) and by checking the status of the semaphore. If it is '1' this means that the last interrupt was missed and the interrupt routine is invoked with the call instruction.

To implement the workaround, the following software sequence is to be followed for writing into the PxOR/PxDDR registers. The example is for Port PF1 with falling edge interrupt sensitivity. The software sequence is given for both cases (global interrupt disabled/enabled).



Case 1: Writing to PxOR or PxDDR with global interrupts enabled:

```
LD A,#01
LD sema, A; set the semaphore to '1'
LD A, PFDR
AND A,#02
LD X,A; store the level before writing to PxOR/PxDDR
LD A,#$90
LD PFDDR, A ; Write to PFDDR
LD A,#$ff
LD PFOR, A ; Write to PFOR
LD A, PFDR
AND A,#02
LD Y,A; store the level after writing to PxOR/PxDDR
LD A,X; check for falling edge
                                                        UCT
cp A,#02
jrne OUT
TNZ Y
jrne OUT
LD A, sema ; check the semaphore status if edge is detected
CP A,#01
jrne OUT
call call_routine ; call the interrup: routine
OUT:LD A,#00
LD sema,A
.call_routine ; entry to call_
                                cutine
PUSH A
PUSH X
PUSH CC
                     C.
.ext1_rt ; entry to
                    interrupt routine
LD A,#00
LD sema,A
IRET
Case 2 Writing to PxOR or PxDDR with global interrupts disabled:
SLA; set the interrupt mask
LD A, PFDR
AND A,#$02
LD X,A ; store the level before writing to PxOR/PxDDR
LD A,#$90
LD PFDDR, A ; Write into PFDDR
LD A,#$ff
LD PFOR, A ; Write to PFOR
LD A, PFDR
AND A,#$02
LD Y,A ; store the level after writing to PxOR/PxDDR
LD A,X ; check for falling edge
cp A,#$02
jrne OUT
TNZ Y
jrne OUT
LD A,#$01
LD sema, A ; set the semaphore to '1' if edge is detected
```



Doc ID 13841 Rev 1

RIM ; reset the interrupt mask LD A, sema ; check the semaphore status CP A,#\$01 jrne OUT call call_routine ; call the interrupt routine RTM OUT:RIM JP while_loop .call_routine ; entry to call_routine PUSH A PUSH X PUSH CC .ext1_rt ; entry to interrupt routine LD A,#\$00 LD sema,A IRET

15.3 **Unexpected reset fetch**

roductle If an interrupt request occurs while a "POP CC" instruction is executed, the interrupt controller does not recognize the source of the interrupt and, by default, passes the reset vector address to the CPU.

Workaround

To solve this issue, a "POP CC" instruction must always be preceded by a "SIM" instruction.

15.4 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag is being cleared, an unwanted reset may occur.

Note: Clearing the related interrupt mask will not generate an unwanted reset.

Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request. Example:

- SIM
- Reset interrupt flag
- RIM _





ductis

Nested interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine with higher or identical priority level
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

- PUSH CC
- SIM
- Reset interrupt flag
- POP CC

15.5 16-bit timer PWM mode

In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC1R register (OC1HR, OC1LR). It leads to either full or no PW/w during a period, depending on the OLVL1 and OLVL2 settings.

15.6 TIMD set simultaneously with GC interrupt

If the 16-bit timer is disabled at the same time the output compare event occurs then output compare flag gets locked and cannot be cleared before the timer is enabled again.

Impact on the application

If output compare interrupt is enabled, then the output compare flag cannot be cleared in the timer interrupt routine. Consequently the interrupt service routine is called repeatedly.

Worka 'ound

Usable the timer interrupt before disabling the timer. Again while enabling, first enable the timer then the timer interrupts.

- Perform the following to disable the timer:
 - TACR1 or TBCR1 = 0x00h; // Disable the compare interrupt
 - TACSR I or TBCSR I = 0x40; // Disable the timer
- Perform the following to enable the timer again:
 - TACSR & or TBCSR & = ~0x40; // Enable the timer
 - TACR1 or TBCR1 = 0x40; // Enable the compare interrupt



15.7 SCI wrong break duration

Description

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

- 20 bits instead of 10 bits if M = 0
- 22 bits instead of 11 bits if M = 1

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected.

Occurrence

The occurrence of the problem is random and proportional to the baud rate. With a transmit frequency of 19200 baud ($f_{CPU} = 8MHz$ and SCIBRR = 0xC9), the wrong break cluration occurrence is around 1%.

Workaround

If this wrong duration is not compliant with the communication pretored in the application, software can request that an Idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts.

The exact sequence is:

- 1. Disable interrupts
- 2. Reset and set TE (IDLE request,
- 3. Set and reset SBK (break request)
- 4. Re-enable interrupts

15.8 Negative current injection on pin PB0

Negative current injection on pin PB0 degrades the performance of the device and is not allowed on this pin.



16 Important notes

With the objective of continuous improvement, ST has developed ST72F324B-Auto devices. These devices are fully compatible with all ROM features and provide an improved price/performance ratio compared to the ST72F324-Auto Flash devices.

A summary of the technical improvements is given below. Refer to the separate ST72324B-Auto datasheet for the ordering information and full specifications.

16.1 Reset pin logic levels

In ST72F324B-Auto Flash devices, the V_{IH}/V_{IL} levels for the reset pin are the same as specified for ROM devices.

16.2 Wake-Up from Active Halt mode using external interrupts

In ST72F324B Flash devices, any external interrupt that capable of waking-up the MCU from Halt mode can also wake-up the MCU from Active Palt mode. Consequently *Note 1* below *Table 25: Interrupt mapping on page 52* does not apply to 'B' devices.

16.3 PLL jitter

In ST72F324B-Auto Flash devices, PLL clock accuracy is improved and the jitter is the same as specified for ROM devices.

16.4 Active Halt power consumption

In ST72F324 B-Auto Flash devices, the power consumption in Active Halt mode is specified as 23cut A.n.ax. See *Table 84: Current characteristics on page 148* for test conditions.

16.5 Timer A registers

x P

In ST72F324B-Auto Flash devices, all Timer A registers are present and their functionality is the same as described for ROM devices in the ST72324B-Auto datasheet.



17 Revision history

Table 121. Document revision history

Date	Revision	Changes
20-Jun-2011	1	Initial release.

obsolete Product(s). Obsolete Product(s)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia. ie: (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser ices doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 1.9, is is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licer se grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained to the trian the trian trian.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SS FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRCD JC 'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP IN TY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 13841 Rev 1

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

ST72F324K2TA ST72F324K6TA ST72F324J6TATR ST72F324J2TAE ST72F324J6TAE