April 1984 Revised February 2000 DM74ALS161B • DM74ALS162B • DM74ALS163B Synchronous Four-Bit Counte

# DM74ALS161B • DM74ALS162B • DM74ALS163B Synchronous Four-Bit Counter

### **General Description**

FAIRCHILD

These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs. The DM74ALS162B is a four-bit decade counter, while the DM74ALS161B and DM74ALS163B are four-bit binary counters. The DM74ALS161B clears asynchronously, while the DM74ALS162B and DM74ALS163B clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positivegoing) edge of the clock input waveform.

These counters are fully programmable, that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with set up data after the next clock pulse regardless of the levels of enable input. LOW-to-HIGH transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs.

The DM74ALS161B clear function is asynchronous. A low level at the clear input sets all four of the flip-flop outputs LOW regardless of the levels of clock, load or enable inputs. These two counters are provided with a clear on power-up feature. The DM74ALS162B and DM74ALS163B clear function is synchronous; and a low level at the clear input sets all four of the flip-flop outputs LOW after the next clock pulse, regardless of the levels of enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. LOW-to-HIGH transitions at the clear input of the DM74ALS162B and DM74ALS163B are also permissible regardless of the levels of logic on the clock, enable or load inputs.

The carry look ahead circuitry provides for cascading counters for n bit synchronous application without additional gating. Instrumental in accomplishing this function are two count enable inputs (P and T) and a ripple carry output. Both count enable inputs must be HIGH to count. The T input is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high level output pulse with a duration approximately equal to the high level portion of QA output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. HIGH-to-LOW level transitions at the enable P or T inputs of the DM74ALS161B through DM74ALS163B may occur regardless of the logic level on the clock.

The DM74ALS161B through DM74ALS163B feature a fully independent clock circuit. changes made to control inputs (enable P or T, or load) that will modify the operating mode will have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.


### Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- ESD inputs


### Ordering Code:

Order Number	Package Number	Package Description
DM74ALS161BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS161BN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74ALS162BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS162BN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74ALS163BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS163BN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.


© 2000 Fairchild Semiconductor Corporation DS006206







4



DM74ALS161B • DM74ALS162B • DM74ALS163B

### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θJA	
N Package	78.1°C/W
M Package	106.8°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage			4.5	5	5.5	V
VIH	HIGH Level Input Voltage			2			V
V <sub>IL</sub>	LOW Level Input Voltage					0.8	V
I <sub>ОН</sub>	HIGH Level Output Current					-0.4	mA
l <sub>OL</sub>	LOW Level Output Current					8	mA
f <sub>CLK</sub>	Clock Frequency		0		40	MHz	
t <sub>SETUP</sub>	Setup Time	Data; A, B, C, D		15↑ (Note 2)			ns
		En P, En T	DM74ALS161B	15↑ (Note 2)			ns
			DM74ALS162B	15↑ (Note 2)			ns
			DM74ALS163B				
		Load		15↑ (Note 2)			ns
		Clear (Only for DM74ALS162B and DM74ALS163B)	LOW	15 <sup>1</sup> (Note 2)			ns
			HIGH	121 (Note 2)			ns
	Setup 1 (Only for 161B)	Clear Inactive		10	4		ns
<sup>t</sup> HOLD	Hold Time	Data; A, B, C, D		0↑ (Note 2)	-3		ns
		En P, En T		0↑ (Note 2)	-3		ns
		Load		01 (Note 2)	-4		ns
		Clear (Only for DM74ALS162B and DM74ALS163B		0 <sup>↑</sup> (Note 2)	-7		ns
	Hold 0 (Only for 161B)	Clear		0	-4		ns
t <sub>W</sub>	Width of Clock	CLK HIGH or LOW		12.5			ns
	or Clear Pulse	DM74ALS161B CLR LOW		15			ns
	Width of Load Pulse			15			ns
T <sub>A</sub>	Operating Free Air Temperature			0		70	°C

Note 2: The symbol (1) indicates that the rising edge of the clock is used as a reference.

Over recom	mended operating free air tempe	rature range. All typical valu	es are measured at V <sub>C</sub>	$_{\rm C} = 5V, T_{\rm A} = 25^{\circ}$	C.		
Symbol	Parameter	Con	Conditions		Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5 V, I_I = -18 m$	$V_{CC} = 4.5 V, I_1 = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	HIGH Level	I <sub>OH</sub> = -0.4 mA		V 2			V
	Output Voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$		$V_{CC} - 2$			v
V <sub>OL</sub>	LOW Level	$V_{CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	V
	Output Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	V
I <sub>I</sub>	Input Current at Max V <sub>CC</sub> = 5.5V, V <sub>IH</sub>	V <sub>CC</sub> = 5.5V, V <sub>IH</sub> = 7V	·			0.1	mA
	Input Voltage						
IIH	HIGH Level Input Current	$V_{CC} = 5.5 V, V_{IH} = 2.7 V$	/			20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$	/			-0.2	mA
I <sub>O</sub>	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25$	V	-30		-112	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$			12	21	mA


# Switching Characteristics DM74ALS161B


Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			40		MHz
t <sub>PLH</sub>	Propagation Delay Time	$R_L = 500\Omega$	Clock	Ripple	5	20	ns
	LOW-to-HIGH Level Output	$C_L = 50 \text{ pF}$		Carry	5	20	115
t <sub>PHL</sub>	Propagation Delay Time	-	Clock	Ripple	5	20	
	HIGH-to-LOW Level Output			Carry	э	20	ns
t <sub>PLH</sub>	Propagation Delay Time	7	Clock	Any Q	4	15	ns
	LOW-to-HIGH Level Output		CIUCK	Any Q	4	15	115
t <sub>PHL</sub>	Propagation Delay Time	7	Clock	Any Q	6	20	ns
	HIGH-to-LOW Level Output		CIUCK	Ally Q	0	20	115
t <sub>PLH</sub>	Propagation Delay Time	7	En T	Ripple	3	13	ns
	LOW-to-HIGH Level Output			Carry	3	15	115
t <sub>PHL</sub>	Propagation Delay Time	-	En T	Ripple	3	13	ns
	HIGH-to-LOW Level Output			Carry	3	13	ns
t <sub>PHL</sub>	Propagation Delay Time		Clear	Any Q	8	24	ns
	HIGH-to-LOW Level Output		Clear	Ripple	11	23	ns
				Carry	11	23	ns

# Switching Characteristics DM74ALS162B, DM74ALS163B

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			40		MHz
t <sub>PLH</sub>	Propagation Delay Time	$R_L = 500\Omega$	Clock	Ripple	5	20	
	LOW-to-HIGH Level Output	$C_L = 50 \text{ pF}$		Carry	5	20	ns
t <sub>PHL</sub>	Propagation Delay Time	T <sub>A</sub> = Min to Max	Clock	Ripple	5	20	ns
	HIGH-to-LOW Level Output			Carry	5	20	115
t <sub>PLH</sub>	Propagation Delay Time		Clock	Any Q	4	15	ns
	LOW-to-HIGH Level Output		CIUCK	Ally Q	4	15	115
t <sub>PHL</sub>	Propagation Delay Time		Clock	Any Q	6	20	ns
	HIGH-to-LOW Level Output		CIUCK	Ally Q	0	20	115
t <sub>PLH</sub>	Propagation Delay Time		En T	Ripple	3	13	ns
	LOW-to-HIGH Level Output			Carry	5	15	115
t <sub>PHL</sub>	Propagation Delay Time		En T	Ripple	3	13	ns
	HIGH-to-LOW Level Output			Carry	3	13	115

# DM74ALS161B • DM74ALS162B • DM74ALS163B





DM74ALS161B • DM74ALS162B • DM74ALS163B Synchronous Four-Bit Counter